Vlsi Slide
This document was uploaded by user and they confirmed that they have the permission to share it. If you are author or own the copyright of this book, please report to us by using this DMCA report form. Report DMCA
Overview
Download & View Vlsi Slide as PDF for free.
More details
- Words: 916
- Pages: 15
National Institute of Science & Technology
ELECTRONICS DESIGN AND AUTOMATION & VLSI DESIGN TOOLS BY ISWAR PRASAD TRIPATHY NIST, Berhampur
ISWAR PRASAD TRIPATHY
[1]
National Institute of Science & Technology
:VLSI TECHNOLOGY:
VLSI: Very Large Scale Integration
Integration of a large no of functions on a single chip provides:Less area/volume and therefore COMPACTNESS Less power consumption Less testing requirements at system level Higher RELIABILITY , mainly due to improved on-chip interconnection Higher speed , due to significant reduced interconnection length Significant cost saving
ISWAR PRASAD TRIPATHY
[2]
National Institute of Science & Technology
:EDA DESIGN TOOLS:
Two types:- SEMICUSTOM and FULLCUSTOM
Semicustom design tools:PSPICE: Schematic Capture-Netlist Generation-Simulation ALDEC:VHDL entry-FSM entry-Block Diagram entry-Delay models-Simulation XILINX: Schematic Capture-State Machine entry-VHDL entry-Functional Simulation-Synthesis-Implementation-Timing Simulation-FPGA architechture/ FPGA editor-Downloading into Hardware
Fullcustom design tools:TANNER TOOLS: Schematic entry- Symbol editor-Netlist generation-SimulationWaveform editor-Layout editor-LVS-Autolayout MENTOR GRAPHICS SYNOPSIS
ISWAR PRASAD TRIPATHY
[3]
National Institute of Science & Technology
:PSPICE:
PSPICE: Personal Simulation Program with Integrated Circuit Emphasis Developed by Dr. Lawrence Nagel and others at University of California in early 1970’s Includes extensive libraries of common discrete devices like BJT, MOSFET, SCR, Zener Diode, OPAMP, COMPARATOR,AMPLIFIER etc Capability to simulate digital circuits, analog circuits, mixed circuits as well 4 basic applications: Design Editor, Pspice AD Basics, Stimulus Editor, Model Editor Platform where individual components are modeled, simulated, desired waveforms are generated and analysis of circuits is done Includes a model file associated with each component which includes various parameters such as temp. coefficients, current and voltage behaviour, operating points, current and voltage gains etc
ISWAR PRASAD TRIPATHY
[4]
National Institute of Science & Technology
:PSPICE ANALYSIS:
Basically 3 types:- DC analysis, AC analysis, TimeBased analysis DC analysis type: DC Sweep, Bias point Detail, DC Sensitivity, Small Signal DC Transfer AC analysis type: AC Sweep, Noise Time-Based analysis type: Transient Analysis, Fourier Analysis Additional Types: Parametric and Temperature Sweep and Statistical Analysis
ISWAR PRASAD TRIPATHY
[5]
National Institute of Science & Technology
:XILINX: XILINX: World’s largest supplier of programmable logic and market
leader in FPGA design Xilinx ISE: Provides new features and enhancements that increase design and simulation speed and simplifies project development Features and Enhancements:Improved simulation performance Waveform Editor Project Manager Schematic Editor Integrated HDL Editor Functional and Timing Simulator Device implementation software for Xilinx CPLDs and FPGAs Complete design environment with HDL editor, State machine editor, Block diagram editor, simulation and implementation and Synthesis
ISWAR PRASAD TRIPATHY
[6]
National Institute of Science & Technology
:WORKING WITH XILINX: Design Flow:Functional Simulation Design Entry
Design Verification
Timing simulation Schematic Entry
Design Implement
ISWAR PRASAD TRIPATHY
Static Time Analysis
[7]
National Institute of Science & Technology
:ALDEC VHDL:
VHDL: VHSIC(Very High Speed Integrated Circuits) Hardware Description Language Developed as a standard design and documentation language for VHSIC by the U.S. Department of Defense in 1981 Standard design language to be able to communicate design descriptions at various levels of abstraction Allows portability of Design and Annotation and is effective tool for capturing a design In VHDL:” Everything is simulatable but not synthesizable”
ISWAR PRASAD TRIPATHY
[8]
National Institute of Science & Technology
:DESIGN FLOW WITH VHDL:
Behavioral Specification
High level Building Layout and Route
partitioning
Gate level simulation
SILICON Synthesis Test
ISWAR PRASAD TRIPATHY
Map to target Technology
[9]
National Institute of Science & Technology
MULTILEVEL DESIGN ABSTACTION IN VHDL
3 levels of abstraction: Behavioral, Structural, Dataflow Behavioral Synthesis
Logic Synthesis
ISWAR PRASAD TRIPATHY
Layout place & Route
Mask Generation
[10]
National Institute of Science & Technology
:VHDL FEATURES:
High level design implementation Behavioral, Data flow and Structural modeling Package, components, library, subprograms, Data types and operators Modeling combinational circuits Concurrency and Timing Modeling basic storage elements Modeling sequential circuits
ISWAR PRASAD TRIPATHY
[11]
National Institute of Science & Technology
:TANNER TOOLS:
Full custom design tool with 5 integrated software packages:S-EDIT (Schematic Editor) L-EDIT (Layout Editor) W-EDIT (Waveform Editor) T-SPICE LVS (Layout Versus Schematic) S-edit: Schematic capture tool that captures fully hierarchial IC designs L-edit: Mixed signal designing tool involved in layout and verification of complex ICs W-edit: Waveform and data visualization tool that displays simulation and analysis results T-SPICE: Powerful circuit simulator for fast and accurate simulations for analog and mixed signal IC design LVS: Tool that compares two SPICE Netlists and optimizes the design
ISWAR PRASAD TRIPATHY
[12]
National Institute of Science & Technology
:CMOS TECHNOLOGY:
CMOS: Complementary Metal Oxide Semiconductor CMOS= PMOS+NMOS ATTRIBUTES:Wide supply voltage range from 3 to 15 volt High package density Less power consumption Fully restored logic level Low static power dissipation High input impedance High noise margin Bidirectional capability
ISWAR PRASAD TRIPATHY
[13]
National Institute of Science & Technology
:BI-CMOS TECHNOLOGY:
BI-CMOS:- Bipolar CMOS= BJT + CMOS Most efficient design technology that combines merits of both BJT and CMOS Merits from BJT: High speed of operation, Higher gain, better high freq. characteristics etc Merits from CMOS: Low static power consumption and dissipation, better output drive characteristics Mainly used for implementing high performance digital systems
ISWAR PRASAD TRIPATHY
[14]
National Institute of Science & Technology
ISWAR PRASAD TRIPATHY
[15]
ELECTRONICS DESIGN AND AUTOMATION & VLSI DESIGN TOOLS BY ISWAR PRASAD TRIPATHY NIST, Berhampur
ISWAR PRASAD TRIPATHY
[1]
National Institute of Science & Technology
:VLSI TECHNOLOGY:
VLSI: Very Large Scale Integration
Integration of a large no of functions on a single chip provides:Less area/volume and therefore COMPACTNESS Less power consumption Less testing requirements at system level Higher RELIABILITY , mainly due to improved on-chip interconnection Higher speed , due to significant reduced interconnection length Significant cost saving
ISWAR PRASAD TRIPATHY
[2]
National Institute of Science & Technology
:EDA DESIGN TOOLS:
Two types:- SEMICUSTOM and FULLCUSTOM
Semicustom design tools:PSPICE: Schematic Capture-Netlist Generation-Simulation ALDEC:VHDL entry-FSM entry-Block Diagram entry-Delay models-Simulation XILINX: Schematic Capture-State Machine entry-VHDL entry-Functional Simulation-Synthesis-Implementation-Timing Simulation-FPGA architechture/ FPGA editor-Downloading into Hardware
Fullcustom design tools:TANNER TOOLS: Schematic entry- Symbol editor-Netlist generation-SimulationWaveform editor-Layout editor-LVS-Autolayout MENTOR GRAPHICS SYNOPSIS
ISWAR PRASAD TRIPATHY
[3]
National Institute of Science & Technology
:PSPICE:
PSPICE: Personal Simulation Program with Integrated Circuit Emphasis Developed by Dr. Lawrence Nagel and others at University of California in early 1970’s Includes extensive libraries of common discrete devices like BJT, MOSFET, SCR, Zener Diode, OPAMP, COMPARATOR,AMPLIFIER etc Capability to simulate digital circuits, analog circuits, mixed circuits as well 4 basic applications: Design Editor, Pspice AD Basics, Stimulus Editor, Model Editor Platform where individual components are modeled, simulated, desired waveforms are generated and analysis of circuits is done Includes a model file associated with each component which includes various parameters such as temp. coefficients, current and voltage behaviour, operating points, current and voltage gains etc
ISWAR PRASAD TRIPATHY
[4]
National Institute of Science & Technology
:PSPICE ANALYSIS:
Basically 3 types:- DC analysis, AC analysis, TimeBased analysis DC analysis type: DC Sweep, Bias point Detail, DC Sensitivity, Small Signal DC Transfer AC analysis type: AC Sweep, Noise Time-Based analysis type: Transient Analysis, Fourier Analysis Additional Types: Parametric and Temperature Sweep and Statistical Analysis
ISWAR PRASAD TRIPATHY
[5]
National Institute of Science & Technology
:XILINX: XILINX: World’s largest supplier of programmable logic and market
leader in FPGA design Xilinx ISE: Provides new features and enhancements that increase design and simulation speed and simplifies project development Features and Enhancements:Improved simulation performance Waveform Editor Project Manager Schematic Editor Integrated HDL Editor Functional and Timing Simulator Device implementation software for Xilinx CPLDs and FPGAs Complete design environment with HDL editor, State machine editor, Block diagram editor, simulation and implementation and Synthesis
ISWAR PRASAD TRIPATHY
[6]
National Institute of Science & Technology
:WORKING WITH XILINX: Design Flow:Functional Simulation Design Entry
Design Verification
Timing simulation Schematic Entry
Design Implement
ISWAR PRASAD TRIPATHY
Static Time Analysis
[7]
National Institute of Science & Technology
:ALDEC VHDL:
VHDL: VHSIC(Very High Speed Integrated Circuits) Hardware Description Language Developed as a standard design and documentation language for VHSIC by the U.S. Department of Defense in 1981 Standard design language to be able to communicate design descriptions at various levels of abstraction Allows portability of Design and Annotation and is effective tool for capturing a design In VHDL:” Everything is simulatable but not synthesizable”
ISWAR PRASAD TRIPATHY
[8]
National Institute of Science & Technology
:DESIGN FLOW WITH VHDL:
Behavioral Specification
High level Building Layout and Route
partitioning
Gate level simulation
SILICON Synthesis Test
ISWAR PRASAD TRIPATHY
Map to target Technology
[9]
National Institute of Science & Technology
MULTILEVEL DESIGN ABSTACTION IN VHDL
3 levels of abstraction: Behavioral, Structural, Dataflow Behavioral Synthesis
Logic Synthesis
ISWAR PRASAD TRIPATHY
Layout place & Route
Mask Generation
[10]
National Institute of Science & Technology
:VHDL FEATURES:
High level design implementation Behavioral, Data flow and Structural modeling Package, components, library, subprograms, Data types and operators Modeling combinational circuits Concurrency and Timing Modeling basic storage elements Modeling sequential circuits
ISWAR PRASAD TRIPATHY
[11]
National Institute of Science & Technology
:TANNER TOOLS:
Full custom design tool with 5 integrated software packages:S-EDIT (Schematic Editor) L-EDIT (Layout Editor) W-EDIT (Waveform Editor) T-SPICE LVS (Layout Versus Schematic) S-edit: Schematic capture tool that captures fully hierarchial IC designs L-edit: Mixed signal designing tool involved in layout and verification of complex ICs W-edit: Waveform and data visualization tool that displays simulation and analysis results T-SPICE: Powerful circuit simulator for fast and accurate simulations for analog and mixed signal IC design LVS: Tool that compares two SPICE Netlists and optimizes the design
ISWAR PRASAD TRIPATHY
[12]
National Institute of Science & Technology
:CMOS TECHNOLOGY:
CMOS: Complementary Metal Oxide Semiconductor CMOS= PMOS+NMOS ATTRIBUTES:Wide supply voltage range from 3 to 15 volt High package density Less power consumption Fully restored logic level Low static power dissipation High input impedance High noise margin Bidirectional capability
ISWAR PRASAD TRIPATHY
[13]
National Institute of Science & Technology
:BI-CMOS TECHNOLOGY:
BI-CMOS:- Bipolar CMOS= BJT + CMOS Most efficient design technology that combines merits of both BJT and CMOS Merits from BJT: High speed of operation, Higher gain, better high freq. characteristics etc Merits from CMOS: Low static power consumption and dissipation, better output drive characteristics Mainly used for implementing high performance digital systems
ISWAR PRASAD TRIPATHY
[14]
National Institute of Science & Technology
ISWAR PRASAD TRIPATHY
[15]
Related Documents
Vlsi Slide
May 2020 10
Vlsi
November 2019 19
Vlsi
November 2019 21
Vlsi
November 2019 21
Vlsi
October 2019 18
Vlsi
June 2020 15More Documents from ""
1549679648_english.pdf
December 2019 18
Stone Processors
June 2020 11
Seating Plan (1.12.2018).docx
November 2019 15
Mp Mid Term.docx
November 2019 13
