Vlsi Design Training / Summer Training / Pg Diploma In Vlsi Design

  • Uploaded by: Vipan Sharma
  • 0
  • 0
  • December 2019
  • PDF

This document was uploaded by user and they confirmed that they have the permission to share it. If you are author or own the copyright of this book, please report to us by using this DMCA report form. Report DMCA


Overview

Download & View Vlsi Design Training / Summer Training / Pg Diploma In Vlsi Design as PDF for free.

More details

  • Words: 955
  • Pages: 26
JBTech INDIA

Confidential

JBTech INDIA VLSI Design Solutions and Project Training Greater Noida (UP) - INDIA www.jbtechindia.com [email protected]

JBTech INDIA

Confidential

JBTech INDIA is Greater Noida Based VLSI Design Solutions and Project Training Company JBTech INDIA

Confidential

JBTech INDIA

What is VLSI As cmos process technology improves transistors continue to get smaller and ICs hold more and more transistors. " Larger the integration smaller is the size“ JBTech INDIA

Confidential

JBTech INDIA

VLSI Offers The era of VLSI now offers 64- bit microprocessors complete with "cache memory" and "floating point arithmetic units" Containing well over a million Transistors on a single piece of silicon JBTech INDIA

Confidential

JBTech INDIA

How an IC is build 3. Fabrication

1. Wafer Preparation

2. Design

JBTech INDIA

Confidential

JBTech INDIA

1. Wafer Preparation Before the long process of creating an integrated circuit can begin, a wafer of semiconductor material must first be manufactured. This essential substrate is the ultimate foundation upon which all integrated circuits are created. Basic Steps of Silicon Wafer Manufacturing and Preparation steps outlined below. 9 Crystal Growth and Wafer Slicing Process 9 9 9 9

Obtaining the sand Preparing the molten silicon bath Making the ingot Preparing the wafers

9 Lapping & Etching Processes 9 Thickness Sorting and Flatness Checking 9 Polishing Process

9 Final Dimensional and Electrical Properties Qualification JBTech INDIA

Confidential

JBTech INDIA

2. Digital Design flow 9 9 9 9 9 9 9 9 9 9 9

Specification Design Entry Pre synthesis simulation Synthesis Post Synthesis Simulation DFT Insertion Static Timing analysis Floor planning Placement and Routing Layout validation Deep sub micron validation JBTech INDIA

Confidential

JBTech INDIA

Top down Design Flow Design Constraints (delay , area…)

Logic Description (Verilog , VHDL)

Cell Library Nand, nor, xor ,inv , DFF

Logic synthesis Technology independent optimization Technology mapping

Logic Circuit (cell level netlist)

Layout cell placement , routing

Mask data for chip JBTech fabrication INDIA Confidential

JBTech INDIA

Design Entry

Simulation

JBTech INDIA

Synthesis

Confidential

JBTech INDIA

3. What is Fabrication Semiconductor device fabrication is the process used to create chips. It is a multiple-step sequence of photographic and chemical processing steps during which electronic circuits are gradually created on a wafer made of pure semiconducting material. Silicon is the most commonly used semiconductor material today, along with various compound semiconductors. 9 Mask 1 defines the areas in which the deep p-well diffusions are to take place on an n-type substrate . 9 Mask 2 defines the thinox (or diffusion) regions, namely, those areas where the thick oxide is to be stripped and thin oxide grown to accommodate p and n-transistors and wires 9 Mask 3 is used to pattern the polysilicon layer that is deposited after the thin oxide 9 Mask 4 is a p-plus mask used to define all areas where p diffusion is to take place. JBTech INDIA

Confidential

JBTech INDIA

(cont…) 9 Mask 5 is usually performed using the negative form of the p-plus mask and defines those areas where ntype diffusion is to take place. 9 Mask 6 defines contact cuts . 9 Mask 7 defines the metal layer pattern 9 Mask 8 is an overall passivation layer that is required to define the openings for access to bonding pads .

JBTech INDIA

Confidential

thinox SiO2

Si substrate

Si substrate

(a)

(d) polysilicon thinox SiO2

SiO2

Si substrate

Si substrate (e)

(b) polysilicon thinox SiO2

SiO2

Si substrate (f)

Si substrate (c)

JBTech INDIA

Confidential

Wafer preparation and fabrication are not done in INDIA except SCL JBTech INDIA

Confidential

JBTech INDIA

VLSI Design in INDIA

JBTech INDIA

Confidential

JBTech INDIA

India was projected as a software super power, But it has now set its sights on becoming an all-round IT super source as India’s VLSI design engineers join hands with their software developer brethren.

JBTech INDIA

Confidential

JBTech INDIA

9Presently there are more than 400 design Center in India, Forecasting need of large no VLSI Designer in future 9The growing dependence on Indian VLSI Design professionals promises a significant opportunity in this area

JBTech INDIA

Confidential

JBTech INDIA

Major Global VLSI MNCs in INDIA 9 intel

9 Infineon

9 ST Microelectronics

9 KPIT cummins

9 Texas Instruments

9 LSI Technology

9 Motorola (Freescale)

9 Magma Design Automation

9 Virage Logic

9 Mentor Graphics

9 Qualcom

9 Sasken

9 AMD

9 Synopsys

9 Altera

9 Cadence

9 ARM

9 NXP

9 Cypress Semiconductor

9 Xilinx

JBTech INDIA

Confidential

JBTech INDIA

VLSI Design in JBTech INDIA JBTech INDIA

Confidential

JBTech INDIA

Services 1. Industrial Project Training 2. PG Diploma 3. Short term courses

JBTech INDIA

Confidential

JBTech INDIA

1. Industrial Project Training This includes training in HDL coding , shell/perl scripting and then starting with spec. definition of project with our industry expert panel. Project is done in structured process (Spec. definition, Feasibility Analysis, Arch. Development, HDL Coding, Code Validation/Verification strategy, Synthesis, Project closure).

JBTech INDIA

Confidential

JBTech INDIA

2.1 Industrial Project Training flow

JBTech INDIA

Confidential

JBTech INDIA

2. Short Term Courses Verilog, VHDL, Basics of MOS & Semiconductor Physics, Introduction to spice with MOS, Digital CMOS Designing With Spice + Layout, Analog Designing with Spice + Layout, ASIC Design Flow, Perl/Shell scripting , customized solutions…

JBTech INDIA

Confidential

JBTech INDIA

3. PG Diploma This will include most of the aspects of VLSI (Digital/Analog Design, HDL Coding, Synthesis, Simulations, DFT Concepts, Timing definitions and constraints, Layout, Spice Simulations, Tcl/Perl Programming). Along with this a INDUSTRY level project is done. Durations for 4-6 Month. We help for placement after this Module.

JBTech INDIA

Confidential

JBTech INDIA

3.1 PG Diploma flow

JBTech INDIA

Confidential

JBTech INDIA

Facilities Î Modern EDA Tools Î FPGA Board Î Well Furnished Library Î Interaction with Industry Experts Î Live Projects

JBTech INDIA

Confidential

JBTech INDIA

Related Documents


More Documents from ""