Verilog Code For Decoder
This document was uploaded by user and they confirmed that they have the permission to share it. If you are author or own the copyright of this book, please report to us by using this DMCA report form. Report DMCA
Overview
Download & View Verilog Code For Decoder as PDF for free.
More details
- Words: 27
- Pages: 2
VERILOG CODE FOR 2:4DECODER
module deco1(y, a,b); output [3:0] y; input a,b; not(a_bar,a),(b_bar,b); and(y[0],a_bar,b_bar),(y[1],a_bar,b),(y[2],a,b_bar),(y[3],a,b); endmodule
(a)
(b) FIG SCHEMATIC DIAGRAM FOR 2:4DECODER
FIG SCHEMATIC DIAGRAM FOR 2:4DECODER
module deco1(y, a,b); output [3:0] y; input a,b; not(a_bar,a),(b_bar,b); and(y[0],a_bar,b_bar),(y[1],a_bar,b),(y[2],a,b_bar),(y[3],a,b); endmodule
(a)
(b) FIG SCHEMATIC DIAGRAM FOR 2:4DECODER
FIG SCHEMATIC DIAGRAM FOR 2:4DECODER
Related Documents
Verilog Code For Decoder
July 2020 3
Verilog Code For Demux
July 2020 5
Verilog Code For Encoder
July 2020 2
Decoder
November 2019 26
Decoder
May 2020 18