Sandeep

  • June 2020
  • PDF

This document was uploaded by user and they confirmed that they have the permission to share it. If you are author or own the copyright of this book, please report to us by using this DMCA report form. Report DMCA


Overview

Download & View Sandeep as PDF for free.

More details

  • Words: 67
  • Pages: 1
COMPARATOR compares till 96 and goes high

CLK 25MHZ [9:0]counter_h_i mod 800

DI CLK

D FLIP-FLOP

o_h_synch

count<96

50 MHZ CLK

Clock Enabler

And which goes high when the count is 799 [9:0]counter_v_i which counts up to 521 horizontal cycles

CLK [9:0]COMPARATOR compares till the count value reaches2 and generates high pulse

D FLIP-FLOP

o_v_synch

DI

Count < 2

[2:0]o_rgb_data rgb generator enabler

>48 And gate <68

Related Documents

Sandeep
June 2020 14
Sandeep Sumra
April 2020 19
Sandeep Cv
November 2019 21
Sandeep[1]
October 2019 21
Sandeep Kumar
May 2020 8
Sandeep Caae.docx
April 2020 9