Ashutosh Jaiswal 4607 Timberglen Rd, Apt 2133, Dallas, TX- 75287, Phone: (817)-933-1540, e-mail:
[email protected] Profile Webpage: http://ajaiswal-profile.blogspot.com
OBJECTIVE Seeking a full-time position, that will help me utilize my experience, knowledge & practical skills in the field of analog and mixed signal design.
SKILLS Languages Simulation Software Tools
Microcontrollers Interfaces Operating Systems Other Skills
Matlab 2007, C, C++, VHDL, Perl, PIC BASIC, Assembly Simulink, LabVIEW v8.2, MultiSim Cadence OrCAD-Capture, Layout & P-spice; Altera - Quartus-II, & MAX Plus-II; Model Sim and Precision; Microsoft Office Tools –Word, Excel, Access, Power point; NI ELVIS Development System; Omega tool(Ericsson), MapInfo v7.8; TEMS Data Investigation; QFD Capture (Quality Function Deployment tool), NI Circuit Design Suite – MultiSim and Ultiroute 8051(Intel), HCS12(Motorola), PIC 16F874, MSP430(Texas Instruments) SPI, RS-232, I2C, GPIB, USB Windows NT, Win95, 98, ME, 2000, XP, MS-Dos, Linux Soldering (Board Level and SMT); Lab Instruments – Oscilloscope, Logic Analyzer, Spectrum Analyzer, Multi-meter, Signal Generator
EDUCATION • •
St. Mary’s University, San Antonio M.S, Electrical Engineering (GPA: 3.78/4.0) Amaravati University, Maharashtra, India B.E (Bachelor of Engineering), Electronics and Telecommunication Engineering (GPA: 3.9/4.0)
(Jan 2006 - Aug 2007) (Aug 1999- May 2003)
MASTER DEGREE PROJECT •
Evaluation and real time implementation of different techniques for a wireless indoor communication channel and a comparative study of their effect on the BER ( Jan 2007 – Aug 2007) Implementation and evaluation of a wireless system using EVM TRF 6903/MSP430 from Texas Instruments was performed. BER was being used to indicate the channel characteristics and a comparative study was done to show how it can be improved using different schemes and techniques such as convolutional encoding, viterbi decoding and block interleaving. RS-232 port was used to exchange data between the micro-controller and the PC.
EXPERIENCE R.F Engineer-I, Ericsson, Plano- Texas ( Sep 2007 – Present ) • Responsible for design of drive test routes intended to be used by drive test teams for collection of data in a UMTS network. • Responsible for analysis of drive test data (TEMS) for various markets and the outputs from the analysis tool (OMEGA) to make useful inferences from it, based on Layer 3 messaging, to narrow down the problem areas. (UMTS/WCDMA) • Validating the dropped calls, access failures, missing neighbor using TEMS to help in better analysis of KPI’s R.F Engineering Intern, Ericsson, Plano- Texas (Aug 2006 – Apr 2007) • Analysis and investigation of data for initial tuning and post launch drives of 3G Networks and present the report to the customer • Intensive testing of report generation utility was performed and its validity was evaluated with manual calculations. Appropriate amendments were recommended. • Assisted the programmer to implement new functionalities and algorithms in the analysis tool (OMEGA), in order to derive more accurate results Lab Set-up Manager, St. Mary’s University, San Antonio- Texas (Jun 2006- Aug 2006) • In-charge for setting up a control systems and data acquisition laboratory in the university • Responsibilities included management of budget, ordering research equipment, installation of all the components required, interfacing respective circuits with the computer and verify functionality of the equipment, design, implementation and verification of lab experiments, development of LabVIEW based workstations and testing Graduate Assistant, St. Mary’s University, San Antonio-Texas (Jan 2006 – May 2006) • Graduate Teaching Assistant for the course Circuit Analysis-II and Electronics Lab, in the Electrical Engineering Department • Responsibilities included assistance of the professor in teaching the class, mentoring the students with topics related to the coursework and grading of assignments, labs and tests
Ashutosh Jaiswal 4607 Timberglen Rd, Apt 2133, Dallas, TX- 75287, Phone: (817)-933-1540, e-mail:
[email protected] Profile Webpage: http://ajaiswal-profile.blogspot.com
Circuit Design Engineer, Eikone Inc, Frisco-Texas. (Aug 2003- Dec 2005) • Designed and fabricated a circuit and PCB for diagnosis of a computer based skin analysis kiosk interfaced via LPT port • Responsibilities included identification of design targets using QFD capture, implementation of design, simulation of design using MultiSim, circuit capture and analysis using Cadence OrCAD Capture & P-spice, PCB design using Cadence OrCAD Layout, generation of BOM, cross reference files etc, fabrication of prototype, and final prototype fabrication (board level) • Co-ordination with software team in order to keep the design consistent with interface standard and logic Voluntary Circuit Designer, Real India Orphan Home, Hyderabad, A.P, India (Jan 2003 - July 2003) • Designed and fabricated a device that served as a learning aid for children. It helped the children learn words and form sentences using them, using a key pad interface • Design used the PIC 16F872 micro-controller as the central processor and APR 6016 IC for voice recording. An SPI interface was incorporated using PIC BASIC for successfully recording and playing back audio files from the voice IC
ACADEMIC PROJECTS Elevator design and control simulation using LabVIEW ( Jan 2007– May 2007) Designed and fabricated an elevator mechanism prototype, which was controlled using LabVIEW software. Design included some interface circuitry comprising of photocells, latching circuit and motor driving circuit, in order to control the elevator prototype with LabVIEW VI programs via digital port of the NI ELVIS bench top workstation. Design and Fabrication of a “Wall Following Robot” using HCS12 microcontroller (Jan 2007 – May 2007) Designed and fabricated a wall following robot which was controlled by a HCS12 microcontroller. Design consisted of four IR sensors and a differential motor drive which were interfaced to the microcontroller using the A/D channel and digital ports respectively. A wall following algorithm was designed and implemented in Assembly to solve an unknown maze. VGA Interface with Keyboard, for PONG video game using VHDL (Aug 2006 – Jan 2007) Designed and implemented VHDL code for PONG video game using Altera UP2 Educational FPGA board. An interface to VGA port and PS2 port was configured. Quartus II was used to simulate the design and verify the functionality of the circuit, based on timing and control. Implementation of Digital Door lock using VHDL& Xilinx Spartan-3 board ( Jan 2005- May 2005) Designed and implemented “Digital door Lock” using VHDL coding. Implemented a hardware design intended for synthesis and place/route, which was downloaded into a FPGA Xilinx Spartan-3 Starter Board, to verify the working of the design. The design was simulated using Model Sim. Vision Based Robotic System Design Based on Digital Image Processing Techniques and Artificial Intelligence (Neural Networks) - Senior Design Project ( Nov 2002- Apr 2003) Designed and implemented “Vision Based Robotic System” based on digital image processing, artificial intelligence and feedback control. Project involved design and fabrication of hardware to interface the robot via the parallel port, design and fabrication of the PCB and software implementation (using C++ and Matlab) to complete the interface.
•
•
•
•
•
RELEVANT COURSES • • • • • • • •
Linear Integrated Circuits Analog IC Design Digital Signal Processing R.F Circuit Design Electronic Circuit Design Analog Circuit Design Data Acquisition, Performance & Analysis Advanced Electronic Devices and Circuits
• • • • • • • • • •
Electronic Instrumentation Electromagnetic waves Digital Integrated Circuits VHDL Digital Circuit Design Computer Architecture Micro Computer Interfacing Microprocessors (HCS12) Parallel Processing Digital Control Systems
• • • • • • • • •
Electronic Devices Theory (Semiconductor Theory) VLSI Design Microprocessor Applications Digital Image Processing Automatic Control Systems Digital Communications Wireless Communications Telecommunication Systems Specification, Design and Implementation of Software Systems
ACTIVITIES/AWARDS AND ACHIEVEMENTS • • • •
Attended workshop of “Total Quality Management with ISO-9000”. Result: Grade “A”. “Vision Based Robotic System” was selected as an exhibit at the National Technical Exhibition held at Hyderabad, India in September 2003. Won both first and second prizes at Inter-College Science Talent Fair- 2002 for designing a “Remotely Controlled Magnetic Field Detecting Robot (with 5 DOF)” and “Security System for Home” , held at Amravati University, Maharashtra, India. Achieved awards, medals and certificates for painting, sketching, social service and sports during high school and undergraduate study. *Please visit http://ajaiswal-profile.blogspot.com for detailed profile