Lab Report 01.docx

  • Uploaded by: Bassim
  • 0
  • 0
  • July 2020
  • PDF

This document was uploaded by user and they confirmed that they have the permission to share it. If you are author or own the copyright of this book, please report to us by using this DMCA report form. Report DMCA


Overview

Download & View Lab Report 01.docx as PDF for free.

More details

  • Words: 328
  • Pages: 6
Introduction to Qsys Tool

OBJECTIVE: To implement the Project using Qsys tool in Quartus II. INTRODUCTION: Altera’s Qsys system integration tool is used to design digital hardware systems that contain components such as processors, memories, input/output interfaces, timers. The Qsys tool allows a designer to design some desired system by configuring the components in a graphical user interface. It then automatically generates the hardware system that is to be operated by the user. 1) Run the Quartus II 13.0 software, Run the Qsys tool.

Figure 1: Quartus Start-up Window

2) The Qsys tool user interface is as

Figure 2: Qsys Tool Interface

Introduction to Qsys Tool

3) Insert the clock which of 50 MHz and it is External clock named clk_0

Figure 3: Setting Clock

4) Insert the Nois ii/e processor by Clicking the Embedded Processor > Nios II Processor

Figure 4: Setting Nios II Processor

Introduction to Qsys Tool

5) Insert the On chip memory module by clicking the memories and memory Controllers> on chip> on chip RAM ROM:

Figure 5: Inserting On-chip memory Module

6) Insert the I/O’s i.e. 8 Bit input Switches and 8 Bit Output LEDs.

Figure 6: Configuring I/O's

Introduction to Qsys Tool

7) Make the Memory Modules Connections

Figure 7: Connecting Memory Modules

8) Insert the Interface Module i.e. JTAG UART

Figure 8: Interface Module JUAG UART

Introduction to Qsys Tool

9) Make the Memory Modules Connections

Figure 9: Qsys Configuration Window

10) Make the connection of the memory with the Nios ii Processor.

Figure 10: Connecting Modules

Introduction to Qsys Tool

11) Make the connection:

Figure 11: Complete Design

12) Set the Simulation options and generate the Qsys project for Quartus II

Figure 12: Generating Verilog Code

CONCLUSION: The Qsys tool proves to be a flexible & versatile engineering tool that promises to allow designers to prototype a hardware with more freedom, virtually. The hardware descriptive language is a more economical solution of experimentation & research of more exotic hardware designs.

Related Documents

Lab Report
December 2019 33
Lab Report
June 2020 21
Lab Report
October 2019 49
Lab Report
June 2020 27
Lab Report
August 2019 50
Soda Lab Report
November 2019 22

More Documents from ""