Xpmc-6710 Processor Pmc Module

XPMC-6710 Processor PMC Module REFERENCE MANUAL Document Number: 646710 September 26, 2006

This page is intentionally left blank.

Copyright © 2006 Xembedded Incorporated All rights reserved Xembedded and the globe image are trademarks of Xembedded Incorporated. All other product or service names mentioned in this document are the property of their respective owners.

Notice While reasonable efforts have been made to assure the accuracy of this document, Xembedded, Inc. assumes no liability resulting from any omissions in this document or from the use of the information obtained herein. Xembedded reserves the right to revise this document and to make changes periodically and the content hereof without obligation of Xembedded to notify any person of such revision or changes. Electronic versions of this material may be read online, downloaded for personal use, or referenced in another document as a URL to the Xembedded Incorporated Web site. The text itself may not be published commercially in print or electronic form, edited, translated, or otherwise altered without the permission of Xembedded, Inc. It is possible that this publication may contain reference to or information about Xembedded products (machines and programs), programming, or services that are not available in your country. Such references or information must not be construed to mean that Xembedded intends to announce such products, programming, or services in your country.

Trademarks The Xembedded, Inc. name and logo are registered trademarks of Xembedded Incorporated in the U.S.A. All other product or service names mentioned in this document are the property of their respective owners. © 2006, Xembedded Incorporated. Printed in the U.S.A., All Rights Reserved. Printed on recycled paper.

This page is intentionally left blank

Table Of Contents

List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .7 List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .9 Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .11 Monarch vs. Non-Monarch . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Freescale MPC7448 PPC Processor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . AltiVec Engine Acceleration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Power Management . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Host Bridge . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Features: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . BCM5461S Gigabit Transceiver . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Features: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . GPIO Configuration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Temperature Sensing . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Safety: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . EMC; . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . About This Manual . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Feedback . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Safety Summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Ground the System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Do Not Operate in an Explosive Atmosphere . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Keep Away from Live Circuits . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Do Not Service or Adjust Alone . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Do Not Substitute Parts or Modify System . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Dangerous Procedure Warnings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Safety Symbols Used in This Manual . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

Document Number 646710

13 14 14 14 15 15 16 16 17 18 19 19 19 20 20 20 21 21 21 21 21 21 21 22

5

XPMC-6710 Reference Manual

Chapter 1 - Installation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 XPMC-6710 Mechanical Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Architectural Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Sources of Reset . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Front Panel I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Rear I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Installation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Installation Procedure: . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . User Configurable Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PMC Connectors . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PMC Site Connector J1 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PMC Site Connector J2 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PMC Site Connector J3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . PMC Site Connector J4 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Serial Port Connector J2 (Mini USB) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . Gigabit Ethernet Connector J1 (RJ-45) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . JTAG Processor Header . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .

6

23 23 24 25 26 27 27 29 30 30 31 32 33 34 35 36

Document Number: 646710

List of Figures

XPMC-6710 Functional Block Diagram 11 XPMC-6710 Front and Back Views 12 XPMC-6710 Front Panel 25 Typical PMC Installation 28 Location of User Configurable Switches 29 J1 Connector 30 J2 Connector 31 J3 Connector 32 J4 Connector 33 Serial Port (Mini USB Connector J2) 34 Gigabit Ethernet RJ-45 J1 Connector Diagram 35 Location of JTAG Header and Pinout 36

Document Number: 646710

7

XPMC-6710 Reference Manual

This page is intentionally left blank

8

Document Number: 646710

List of Tables

GPIOs Signals and Destinations 17 XPMC-6710 Product Specification 19 XPMC-6710 Rear I/O 26 PMC Connector J1 Pinout 30 PMC Connector J2 Pinout 31 PMC Connector J3 Pinout 32 PMC Connector J4 Pinout 33 Serial Port Connector J2 (Mini USB) Pinout 34 Gigabit Ethernet Connector J1 Pinout 35 P5 JTAG Header Pinout 36

Document Number: 646710

9

XPMC-6710 Reference Manual

This page is intentionally left blank

10

Document Number: 646710

Overview Introduction The Xembedded XPMC-6710 is a PrPMC (Processor PCI Mezzanine Card) with a high performance PowerPC® 7448 processor which is the fastest PPC in its class. The PrPMC offers advantages over other solutions due to its flexibility to update the CPU at ease while maintaining the rest of the subsystem I/O. The XPMC-6710 could be used in many applications due to its modular form factor for applications such as communication, Defense/Aerospace, Industrial controls, DSP, etc. The XPMC-6710 elite grade Compute engine gives OEMs blazing Compute density to do leading edge pervasive computing. The PPC7448 includes 128-bit AltiVec vector execution unit as found in previous PPC74xx devices, but with the enhanced support for out-of-order instructions.Figure 1 is an Illustration of the XPMC-6710 functional block diagram. The XPMC-6710 utilizes the XPIM-710 PMC I/O Module to convert the rear I/O signals to standard connectors. J1-A and J1-B of the XPIM-710 are the RJ-45 Gigabit Ethernet connectors, while J1-C and J1-D are use for the RJ-45 connectors for the two RS-232 interfaces. The XPIM-710 is sold separately, Contact your Sales representative for details.

P2

RTC, Temp Sen., Two 256 Byte EEPROM

P1

PMC Connectors x4 PCI-X 64-Bit/133MHz

PPC7448 From 600MHz to 1.7GHz Processor

Up to 1 Gbyte DDR-II 400MHz w/ ECC

Gigabit Ethernet Port

64 Mbyte (User Flash) BCM5461S 10/100/1000 Ethernet Controller

LEDs

RJ-45 LAN LEDs

RS-232 Mini Serial USB Port

Tundra Tsi109 Host Bridge

Dual RS-232 Serial Ports

P4

BCM5461S 10/100/1000 Ethernet Controller

Gigabit Ethernet (10/100/1000 Mbit)

P3 Gigabit Ethernet (10/100/1000 Mbit) GPIOs

User Defined I/O LEDs

Up to 8Mbyte (Boot Flash)

Figure 1 XPMC-6710 Functional Block Diagram

11

XPMC-6710 PrPMC Hardware Reference Manual

Battery

Memory

LAN0 RJ-45 Conn

Front View

LAN0 and LAN1 LEDs CMC Conns P1 thru P4

Serial Port Mini USB Conn

Tsi109 Host Bridge

Switch SW2

Up to 1 Gbyte DDR-II 400MHz Memory

MPC7448 PPC Processor w/ Heatsink

GPIO User Defined LEDs

Back View Power LEDS

Optional JTAG Header Location

BCM5461S Gigabit Ethernet Controllers

Switch SW3

Figure 2 XPMC-6710 Front and Back Views

12

Overview

Monarch vs. Non-Monarch There are Two types of Processor PMCs as defined by the American National Standard for Processor PMC (ANSI/VITA 32-2003), a master or host and slave or target. The XPMC-6710 is a Monarch type Processor PMC. While generally understood, these definitions can become confusing, especially since the clock generator and PCI arbiter reside on the Processor PMC carrier. With hopes of minimizing confusion with other architectures and definitions, the terms monarch and non-monarch will be used in this document. The monarch is defined as the main PCI bus Processor PMC (or CPU); the one that performs PCI bus enumeration after power-up and may be an interrupt handler. A Non-monarch is therefore not the main CPU, does not perform PCI bus enumeration after power-up and may be an interrupt generator. The MONARCH signal defines a Processor PMC as a being a monarch or a non-monarch. Naturally there shall only be one monarch per system while there can be as many non-monarchs as the electrical interface on the carrier will support. The optional EREADY signal is an output of non-monarch Processor PMCs that indicates it has completed its on-board initialization and can respond to PCI bus enumeration by the monarch via configuration cycles. The term “Host” is used in the PMC/CMC standard to define the motherboard or carrier to which a PMC or Processor PMC is attached. To further minimize confusion, throughout the remainder of this document, the term “carrier” will be used when referring to that board.

Document Number: 646710

13

XPMC-6710 PrPMC Hardware Reference Manual

Freescale MPC7448 PPC Processor The XPMC-6710 brings the Freescale MPC7448 processor to PrPMC, the most significant MPC74xx line of processors to date. The MPC7448 is a high-performance processor manufactured on 90 nanometer silicon-on-insulator (SOI) process technology with extensive processing performance at very low power. The MPC7448 implements the full PowerPC 32-bit architecture and is designed to perform between 600 MHz and in excess of 1.5 GHz, with a full 1 Mbyte of L2 cache and ECC, while offering enhanced power management capabilities. The XPMC-6710 with the MPC7448 processor is ideal for leading-edge pervasive computing, embedded network control and signal processing applications.

AltiVec Engine Acceleration The MPC7448 includes the same powerful 128-bit AltiVec vector execution unit as found in previous MPC74xx devices, but with the enhanced support for out-of-order instructions. AltiVec technology may dramatically enhance the performance of applications such as voice over IP, speech recognition, multi-channel modems, virtual private network servers, high-resolution 3D graphics, motion video (MPEG2, MPEG4), high fidelity audio (3D audio, AC-3), and so on. AltiVec computational instructions are executed in the four independent, pipelined AltiVec execution units. A maximum of two AltiVec instructions can be issued in order to any combination of AltiVec execution units per clock cycle. In the MPC7448, a maximum of two AltiVec instructions can be issued out-of-order to any combination of AltiVec execution units per clock cycle from the bottom two AltiVec instruction queue entries. For example, an instruction in queue 1 destined for AltiVec integer unit 1 does not have to wait for an instruction in queue 0 that is stalled behind an instruction waiting for operand availability.

Power Management Continuing to pursue lower and lower power consumption is a keen focus with the Freescale family of Power Architecture processors, and the MPC7448 is no exception. Power management features include: • Expanded Dynamic Frequency Switching (DFS) enabling software to change power consumption • Nap and Sleep modes • Voltage scaling down to at least 1.0V • Added benefits of 90-nm technology • Multi-Vt and Triple Gate Oxide integrated transistors for low standby power • Low-K Dielectric for high performance with reduced power and noise • Temperature sensing diodes included to monitor die temperature

14

Overview

Host Bridge The XPMC-6710 incorporates the Tundra Tsi109TM Host Bridge. The Tundra Tsi109 is an advanced host bridge for PowerPC® processors that supports PCI-X, DDRII-400 SDRAM, Gigabit Ethernet, and Flash memory. The Tsi109 builds on a decade of Tundra design experience in PowerPC host bridging. It delivers industry-leading performance for customers in the wireless infrastructure, storage networking, network access, printer, military, and industrial automation markets.

Features: • 2.5W typical power consumption (3.7W maximum) • DDRII-400 Memory Controller • Integrated Clock Generator • 200 MHz 60x/MPX processor bus • PCI or PCI-X bus, up to 133-MHz operation • PCI/X Host or Agent modes supported • Low latency non-blocking internal switch fabric • Advanced Packaging: • RoHS compliant packaging • 1023-pin, 33x33 mm, FCBGA

Document Number: 646710

15

XPMC-6710 PrPMC Hardware Reference Manual

BCM5461S Gigabit Transceiver The BCM5461S is a fully integrated 10/100/1000Base-t Gigabit Ethernet transceiver optimized for low power. The BCM5461S's Digital Signal Processor-based architecture and advanced power management techniques combine to achieve robust and low-power operation over the existing CAT 5 twisted-pair wiring. The BCM5461S architecture also meets the requirements of 802.3, 802.3u, and 802.3ab, but maintains the industry's highest level of margin over IEEE requirements for Echo, NEXT, and FEXT. Low power is a key factor in implementing Gigabit small form factor NICs and uplinks, less than 700 mW per port, the BCM5461S has the industry's lowest power requirement. For NIC applications, support for Wake on LAN enables compliance with PCI 2.2 and PC99/PC2000. Also, the BCM5461S has extremely low EMI emissions, which reduces the design constraints required to meet EMI emission specifications.

Features: • Fully integrated 10BaseT/100BaseTX/1000BaseT Gigabit Ethernet transceiver • GMII, RGMII, SGMII, SerDes, RTBI and MII MAC Interface options • Reduced I/O pin requirements with RGMII (over 50%), SGMII (over 75%), and SerDes (over 80%) • Clock timing can be adjusted to eliminate board trace delays required by the RGMII specification

16

Overview

GPIO Configuration Each GPIO pin can be configured as an input, an input with open-drain capability, or an output. The GPIOs are connected to the Tsi109 Host Bridge GPIO pins. The GPIO Interface has a set of output latches, which depending on configuration, either drive the output enables or the output pins. The Interface also has a set of input buffers that provides the state of the GPIO pins and can be read at any time. The GPIO pins can also be used as additional interrupt inputs by mapping the pins to one or more of the four interrupt output pins. Each pin can be configured to generate an interrupt on an edge-detected transition (low-to-high or a high-to-low), or a level-detected state. Table 1 below list the location and destination of the GPIOs.

Table 1 GPIOs Signals and Destinations Signal

Destination

GPIO0

J4, Pin 35

GPIO1

J4, Pin 36

GPIO2

J4, Pin 37

GPIO3

J4, Pin 38

GPIO4

J4, Pin 39

GPIO5

J4, Pin 40

GPIO6

J4, Pin 41

GPIO7

J4, Pin 42

GPIO8

R6: Pull up to SW2 Pin 8

GPIO9

R7: To on-board CPLD (not used by default)

GPIO10

SEL/F/B: Select front or rear connection for the Gigabit Ethernet port). This pin by default has a pull down. Driving the pin high and routes the Gigabit to the front. Default = Front (the open boot drives this pin high)

GPIO11

*MR: Master Reset, pulling this pin low will reset the board

GPIO12

LED0 (Front Panel) see note

GPIO13

LED1 (Front Panel) see note

GPIO14

LED2 (Front Panel) see note

GPIO15

LED3 (Front Panel) see note

NOTE: *All LED's (LED0 to LED3) are active low.

Document Number: 646710

17

XPMC-6710 PrPMC Hardware Reference Manual

Temperature Sensing The XPMC-6710 uses a local and remote temperature sensor and over/under temperature alarm, with the added ability to automatically cancel the effect of 3 kΩ (typical) of resistance in series with the temperature monitoring diode. When the XPMC-6710 Temperature Sensor is operating normally, the on-board ADC operates in a free-running mode. The analog input multiplexer alternately selects either the on-chip temperature sensor to measure its local temperature or the remote temperature sensor. The ADC digitizes these signals and the results are stored in the local and remote temperature value registers. The I2C/SMBus address of the Temperature Sensor is 0x4C. The Temperature Sensor can accurately measure the temperature of a remote thermal diode to ±1° C and the ambient temperature to ±3° C. The temperature measurement range defaults to 0° C to +127° C, but can be switched to a wider measurement range of -55° C to +150° C.

18

Overview

Specifications The following table is the XPMC-6710 Specifications, showing the recommended operating conditions for XPMC-6710.

Table 2 XPMC-6710 Product Specification Condition

Recommendation

Compliance

IEEE 1386.1 (CMC Standard), VITA 32 (PrPMC Standard)

Air Flow

200 LFM

Pay load power

20 Watt Max at 1.75GHz

Operating Temperature:

0° to +55° C

Storage Temperature

-40°to +85° C

Relative Humidity

5% to 95% (non condensing)

Operating Altitude

15000 ft.

Non Operating Altitude

51000 ft.

Shock

30G each axis

Vibration

.05G RMS, 20-2000Hz random (Operating): 6Gs RMS,

MTBF

MIL Spec 217-F @ 105,000 Hrs.

Weight

4.3 Oz.

*Minimum Battery Voltage

+2.2V

NOTE: *The Battery is not field replaceable and the XPMC-6710 MUST be returned to Xembedded for replacement of the Battery. Contact Your Sales representative for a Return Material Authorization (RMA) prior to returning the XPMC-6710. You can reach Xembedded at: Tel: (702) 896-3337 or Email us at: [email protected]

Safety: Design to meet or exceed UL 60950 3rd Ed.; CSA C22.2 No.60950-00; EN60950; IEC 60950-a

EMC; Design to meet or exceed FCC 47 CFR Part 15, Class B; CE Mark to EN55022/EN55024 Warranty: 2 year limited

Document Number: 646710

19

XPMC-6710 PrPMC Hardware Reference Manual

About This Manual The XPMC-6710 reference manual provides functional, architectural, and mechanical descriptions of the XPMC-6710 PrPMC. This manual is intended for anyone who designs OEM products which have requirements for Processor PMC with Gigabit Ethernet (GbE) connectivity.

Feedback Xembedded welcomes feedback about how we can make our manuals and technical documentation more useful to our customers. Please feel free to send comments and suggestions to [email protected].

References American National Standard for Processor PMC; ANSI/VITA 32-2003, July 2003 VITA VMEbus International Trade Association P.O Box 19658, Fountain Hills, AZ 85269 Phone: 480-837-7486 Fax: Contact VITA Office Email: [email protected] URL: http//www.vita.com Xembedded Incorporated 710 N. Maple Rd. Saline, MI 48176 Tel: (734) 944-1942 Fax: (734) 944-1999 Email: [email protected]

20

Overview

Safety Summary The following general safety precautions must be observed during all phases of the operation, service, and repair of this product. Failure to comply with these precautions or with specific warnings elsewhere in this manual violates safety standards of design, manufacture, and intended use of this product. Xembedded Inc. assumes no liability for the customer's failure to comply with these requirements.

Ground the System To minimize shock hazard, the chassis and system cabinet must be connected to an electrical ground. A three-conductor AC power cable should be used. The power cable must either be plugged into an approved three-contact electrical outlet or used with a three-contact to two-contact adapter with the grounding wire (green) firmly connected to an electrical ground (safety ground) at the power outlet.

Do Not Operate in an Explosive Atmosphere Do not operate the system in the presence of flammable gases or fumes. Operation of any electrical system in such an environment constitutes a definite safety hazard.

Keep Away from Live Circuits Operating personnel must not remove product covers. Component replacement and internal adjustments must be made by qualified maintenance personnel. Do not replace components with power cable connected. Under certain conditions, dangerous voltages may exist even with the power cable removed. To avoid injuries, always disconnect power and discharge circuits before touching them.

Do Not Service or Adjust Alone Do not attempt internal service or adjustment unless another person, capable of rendering first aid and resuscitation, is present.

Do Not Substitute Parts or Modify System Because of the danger of introducing additional hazards, do not install substitute parts or perform any unauthorized modification to the product. Return the product to Xembedded Inc. for service and repair to ensure that safety features are maintained.

Dangerous Procedure Warnings Warnings, such as the example below, precede only potentially dangerous procedures throughout this manual. Instructions contained in the warnings must be followed.

STOP: Dangerous voltages, capable of causing death, are present in this system. Use extreme caution when handling, testing, and adjusting.

Document Number: 646710

21

XPMC-6710 PrPMC Hardware Reference Manual

Safety Symbols Used in This Manual STOP: This symbol informs the operator that a practice or procedure should not be performed. Actions could result in injury or death to personnel, or could result in damage to or destruction of part or all of the system.

WARNING: This sign denotes a hazard. It calls attention to a procedure, practice, or condition, which, if not correctly performed or adhered to, could result in injury or death to personnel.

CAUTION: This sign denotes a hazard. It calls attention to an operating procedure, practice, or condition, which, if not correctly performed or adhered to, could result in damage to or destruction of part or all of the system.

NOTE: Calls attention to a procedure, practice, or condition which is essential to highlight.

22

CHAPTER

1 Installation Contents Front Panel I/O . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 25 Rear I/O. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 26 Installation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 27 User Configurable Switches . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29 PMC Connectors. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 30 JTAG Processor Header . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 36

Introduction XPMC-6710 Mechanical Description The XPMC-6710 PrPMC measuring 180.6mm by 73.5mm. The XPMC-6710 is available with dual copper interface for the Gigabit Ethernet. The Ethernet interface uses a standard RJ-45 jack on the front panel and can auto negotiate to 10BaseT, 100BaseTX or 1000BaseT. The Serial port uses a mini USB connector and is shown in Figure 1-8 on page 34.

Architectural Description The XPMC-6710 has dual Gigabit Ethernet. The MAC is incorporated in the Tsi109 Host Bridge, the Physical Layer is incorporated in the two Broadcom BCM5461S Gigabit Transceivers. The first Gigabit Port is routed to the front as well as to the back (J4 connector). The Front or the Rear option is set by Software. The Second port is only routed to the rear. The Tsi109 I2C bus is connected to the Temperature sensor at address 1001100b, the Real Time Clock (RTC) is located at address 1101000 and the EEPROM at is at address 1010000 (device is Atmel AT24C16A) as well as routed to the rear I/O J4. The EEPROM contains the initial configuration of the Tsi109 registers such as the MAC address, etc. The XPMC-6710 also routes the JTAG port of the CPU to the header on the back. The Header is an optional load which allows the user to use a standard COP header for debugging. The XPMC-6710 is available with 2 Mbyte of Boot Flash. The Boot Flash can be upgraded to 8 Mbyte upon customer request. The default User Flash is 64Mbyte. The User Flash can be ordered with up to 256Mbyte.

Document Number 646710

23

1

XPMC-6710 Reference Manual

Sources of Reset There are several potential sources to rest the XPMC-6710: • Power on reset • PCI reset from the Carrier module • COP Header if JTAG is used • Tsi109 GPIO11 • SW1 on the back of the board during debugging The XPMC-6710 also outputs the *RESETOUT on Pin 60 of the P2 connector during power up reset or reset from the Tsi109. The *RESETOUT signal is independent of the PMC PCI reset.

24

Document Number: 646710

Front Panel I/O

1

Front Panel I/O The front Bezel for the XPMC-6710 consist of an RJ-45 connector for the Gigabit Ethernet port with LEDs for Link and Activity. A mini USB connector for the RS-232 Serial port and four user defined LEDs for the GPIOs. Figure 1-1 is a drawing depicting the front Bezel. The four user defined LEDs are OFF by default.

LAN0 and LAN1 LEDs (DS9) Link0

Activity0 Activity1 Link1

A1 L1 A0 L0 PMC710

PMC

LAN0 A1 L1 A0 L0

LED2

DS3

LED3

DS4

SERIAL

DS2

0 0 1

2 3

2

USER DEFINED

1

USER DEFINED

LED1

A1 L1 A0 L0

User Defined LEDs LED0 DS1

SERIAL

Serial Port RS-232 (Mini USB)

710

LAN0

LAN0 Gigabit Ethernet Port (RJ-45)

3

NOTE: LAN1 is the rear I/O LAN interface. Figure 1-1 XPMC-6710 Front Panel

Document Number: 646710

25

1

XPMC-6710 Reference Manual

Rear I/O The XPMC-6710 has rear I/O available consisting of the following, see Table 1-1 below.

Table 1-1 XPMC-6710 Rear I/O Signal

26

Connector

JTAG Header for CPLD

J4

Dual 10/100/1000 Mbit Ethernet

J4

Dual RS-232 Serial interface

J4

User defined I/O (GPIOs)

J4

I2C bus

J4

Link/Activity (front panel accessible)

J4

Document Number: 646710

Installation

1

Installation The XPMC-6710 can be installed in carrier board with an available universal PMC site. Refer to the carrier board manufacturer documentation for the installation of PMCs. Below is an illustration for a typical installation of a PMC.

Installation Procedure: 1. Ensure that all user configurable jumpers and switches are set as desired on the XPMC-6710. See Figure 1-3 on page 29 for the switch configurations. 2. Install the standoffs on the board as shown in Figure 1-2 on page 28. 3. Remove the blank covering the PMC site from the carrier (if applicable). Insert the PMC through the front panel 4. Press firmly on the board until the four connector are fully mated. 5. With the solder side facing up on the carrier, install the screws according to the drawing in Figure 1-2 on page 28. 6. Connect all peripherals to the front panel. See Figure 1-1 on page 25 for location and illustration of the front panel connectors. 7. Installation is complete, power up the board

Document Number: 646710

27

1

XPMC-6710 Reference Manual

PMC Mounting on the Carrier Board (Front View)

PMC Mounting on the Carrier Board (Rear View)

ard r Bo e) e i r r d f Ca Si k o lder Bac (So

Figure 1-2 Typical PMC Installation

28

Document Number: 646710

1

User Configurable Switches

User Configurable Switches The XPMC-6710 has two user configurable switches on the PMC (SW2 and SW3). Switch SW2 controls the speed of the local Processor, while SW3 controls the power up configuration for the board. See Figure 1-3 for an illustration of the switch settings and there location. NOTE: Switches S2 and S3 are located on the bottom side of the board. Switch SW2 SW2SW2 Switch

1 2 3 4 5 ON 1 0 0 0 0 = 600MHz

1 2 3 4 5 0 0 1 0 0 = 1.4GHz

1 2 3 4 5 1 0 1 0 0 = 800MHz

1 0

2 0

3 4 5 0 1 0 = 1.5GHz

1 1

3 4 5 1 1 0 = 1.0GHz

1

2

3 4 5

1

1

0

1 2 3 4 5 1 0 0 1 0 = 1.2GHz

1 0

2 1

3 4 5 1 0 0 = 1.7GHz

0

ON

0 = 1.6GHz

0 US 1 ER 2 DE FIN 3 ED

2 0

1 2 3 4 5 6 7 8

SW3 1 2 3 4 5 6 7 8

L

LA N0

A1 L1 A0 L0

SE RIA

PMC710

1 2 3 4 5 0 1 0 1 0 = 1.3GHz ON (UP) = Low (0) OFF (Down) = High (1)

ON Switch Pos 6 (ON) Pos 7 (ON)

6

7

8

6

7

8

6

7

8

Pos8 (ON)

Signal

Description

*WP

ON: Write Protect Boot Flash

Switch SW3 Switch 1 and 2

*FWP

ON: Write Protect Data Flash

GPIO8

User Defined Input

Signal PWRUP_PCI_SWRST

Description 0:1 = Release PCI/X interface from reset after main reset is released 1:0 = Hold PCI/X interface in reset after master reset is released. 0:0 = Invalid 1:1 = Invalid 0:1 = Enable Processor after master reset is released. 1:0 = Hold Processor interface in reset after master reset is released. 0:0 = Invalid 1:1 = Invalid

3 and 4

PWRUP_PB_SWRST

5 and 6

PWRUP_PCI1_SWRST Reserved = Leave these switches in position. PWRUP_PCI1_BYP Reserved = Leave these switches in position.

7 and 8

both of the OFF both of the OFF

Figure 1-3 Location of User Configurable Switches

Document Number: 646710

29

1

XPMC-6710 Reference Manual

PMC Connectors There are four PMC connectors on the XPMC-6710. J1 through J3 carry the PMC specifiy signals and J4 carrys the rear I/O signals. Table 1 through Table 1 list the pinouts for the J1 through J4 connectors. Figure 1-4 below through Figure 1-7 on page 33 illustrator the connectors.

PMC Site Connector J1 Table 1-2 PMC Connector J1 Pinout Pin No. 1

Pin 1

Pin 63

Pin 2

Pin 64

Figure 1-4 J1 Connector

30

Signal

Pin No.

Signal

N/C

2

N/C

3

GND

4

*PCI_INTA

5

*PCI_INTB

6

*PCI_INTC

7

*Present

8

+5V

9

*PCI_INTD

10

N/C

11

GND

12

N/C

13

PCI_CLK

14

GND

15

GND

16

PCI_GNT1

17

*PCI_REQ1

18

+5V

19

N/C

20

PCI_AD31

21

PCI_AD28

22

PCI_AD27

23

PCI_AD25

24

GND

25

GND

26

PCI_C/BE3

27

PCI_AD22

28

PCI_AD21

29

PCI_AD19

30

+5V

31

N/C

32

PCI_AD17

33

*Frame

34

GND

35

GND

36

*PCI_IRDY

37

*PCI_DEVSEL

38

+5V

39

PCI_PCIXCAP

40

N/C

41

N/C

42

N/C

43

PCI_PWR

44

GND

45

N/C

46

PCI_AD15

47

PCI_AD12

48

PCI_AD11

49

PCI_AD09

50

+5V

51

GND

52

PCI_C/BE0

53

PCI_AD06

54

PCI_AD05

55

PCI_AD04

56

GND

57

N/C

58

PCI_AD03

59

PCI_AD02

60

PCI_AD01

61

PCI_AD00

62

+5V

63

GND

64

*PCI_REQ4

Document Number: 646710

PMC Connectors

1

PMC Site Connector J2 Table 1-3 PMC Connector J2 Pinout Pin No.

Pin 1

Pin 63

Pin 2

Pin 64

Figure 1-5 J2 Connector

Document Number: 646710

Signal

Pin No. 2

Signal

1

N/C

N/C

3

N/C

4

TD0

5

TD1

6

GND

7

GND

8

N/C

9

N/C

10

N/C

11

N/C

12

+3.3V

13

*PCI_RST

14

N/C

15

+3.3V

16

N/C

17

*PCI_PME

18

GND

19

PCI_AD30

20

PCI_AD29

21

GND

22

PCI_AD26

23

PCI_AD18

24

+3.3V

25

PCI_IDSEL

26

PCI_AD23

27

+3.3V

28

PCI_AD20

29

PCI_AD18

30

GND

31

PCI_AD16

32

*PCI_C/BE2

33

GND

34

N/C

35

*PCI_TRDY

36

+3.3V

37

GND

38

*PCI_STOP

39

*PCI_PERR

40

GND

41

+3.3V

42

*PCI_SERR

43

*PCI_C/BE1

44

GND

45

PCI_AD14

46

PCI_AD13

47

PCI_M66EN

48

PCI_AD10

49

PCI_AD08

50

+3.3V

51

PCI_AD07

52

N/C

53

+3.3V

54

N/C

55

N/C

56

GND

57

N/C

58

EREADY

59

GND

60

*RSTOUT

61

*PCI_ACK64

62

+3.3V

63

GND

64

*MONARCH

31

1

XPMC-6710 Reference Manual

PMC Site Connector J3 Table 1-4 PMC Connector J3 Pinout Pin No.

Pin 1

Pin 63

Pin 2

Pin 64

Figure 1-6 J3 Connector

32

Signal

Pin No. 2

Signal

1

N/C

GND

3

GND

4

PCI_C/BE7

5

PCI_C/BE6

6

PCI_C/BE5

7

PCI_C/BE4

8

GND

9

N/C

10

PCI_PAR64

11

PCI_AD63

12

PCI_AD62

13

PCI_AD61

14

GND

15

GND

16

PCI_AD60

17

PCI_AD59

18

PCI_AD58

19

PCI_AD57

20

GND

21

N/C

22

PCI_AD56

23

PCI_AD55

24

PCI_AD54

25

PCI_AD53

26

GND

27

GND

28

PCI_AD52

29

PCI_AD51

30

PCI_AD50

31

PCI_AD49

32

GND

33

GND

34

PCI_AD48

35

PCI_AD47

36

PCI_AD46

37

PCI_AD45

38

GND

39

N/C

40

PCI_AD44

41

PCI_AD43

42

PCI_AD42

43

PCI_AD41

44

GND

45

GND

46

PCI_AD40

47

PCI_AD39

48

PCI_AD38

49

PCI_AD37

50

GND

51

GND

52

PCI_AD36

53

PCI_AD35

54

PCI_AD34

55

PCI_AD33

56

GND

57

N/C

58

PCI_AD32

59

N/C

60

N/C

61

N/C

62

GND

63

GND

64

N/C

Document Number: 646710

PMC Connectors

1

PMC Site Connector J4 Table 1-5 PMC Connector J4 Pinout Pin No.

Pin 1

Pin 63

Pin 2

Pin 64

Figure 1-7 J4 Connector

Document Number: 646710

Signal

Pin No.

Signal

1

TRD0+/0M

2

TRD2+/0M

3

TRD0-/0M

4

TRD2-/0M

5

GND

6

GND

7

TRD1+/0M

8

TRD3+/0M

9

TRD1-/0M

10

TRD3-/0M

11

GND

12

GND

13

TRD0+/1M

14

TRD2+/1M

15

TRD0-/1M

16

TRD2-/1M

17

GND

18

GND

19

TRD1+/1M

20

TRD3+/1M

21

TRD1-/1M

22

TRD3-/1M

23

GND

24

GND

25

GND

26

GND

27

U0TX/C

28

U1TX/C

29

U0RX/C

30

U1RX/C

31

GND

32

GND

33

SCL

34

SDA

35

GPIO0

36

GPIO1

37

GPIO2

38

GPIO3

39

GPIO4

40

GPIO5

41

GPIO6

42

GPIO7

43

N/C

44

N/C

45

N/C

46

N/C

47

N/C

48

N/C

49

N/C

50

N/C

51

N/C

52

N/C

53

N/C

54

N/C

55

*Link/0B

56

*Link/1B

57

*ActivityLED/0B 58

*ActivityLED/1B

59

GND

60

GND

61

CPLDTCK

62

CPLDTDO

63

CPLDTD1

64

CPLDTMS

33

1

XPMC-6710 Reference Manual

Serial Port Connector J2 (Mini USB)

1

2

3

4

5

Figure 1-8 Serial Port (Mini USB Connector J2)

Table 1-6 Serial Port Connector J2 (Mini USB) Pinout Pin No.

34

Signal

1

N/C

2

Serial 0 TX

3

Serial 0 RX

4

N/C

5

GND

Document Number: 646710

PMC Connectors

1

Gigabit Ethernet Connector J1 (RJ-45) The XPMC-6710 has one front panel accessible Gigabit Ethernet connection using an RJ-45 Connector. The Pinout and diagram of the connector are shown in Table 1 and Figure 1-9. Short for Registered Jack-45, the RJ-45 is an eight-wire connector used commonly to connect computers onto a local-area networks (LAN), especially Ethernet. RJ-45 connectors look similar to the ubiquitous RJ-11 connectors used for connecting telephone equipment, but are somewhat wider. Pin 1

Pin 8

Figure 1-9 Gigabit Ethernet RJ-45 J1 Connector Diagram

Table 1-7 Gigabit Ethernet Connector J1 Pinout Pin No.

Document Number: 646710

Signal

8

TRD3-/0R

7

TRD3+/0R

6

TRD1-/0R

5

TRD2-/0R

4

TRD2+/0R

3

TRD1+/0R

2

TRD0-/0R

1

TRD0+/0R

35

1

XPMC-6710 Reference Manual

JTAG Processor Header P5 JTAG Header 1 Pin 2

Pin 1

2

15

16

Pin 16

Pin 15

0 US 1 ER 2 DE FIN 3 ED L

LA N0

A1 L1 A0 L0

RIA

SE

PMC710

Figure 1-10 Location of JTAG Header and Pinout Table 1-8 P5 JTAG Header Pinout Pin No.

36

Signal

Pin No.

Signal

1

CPUTD0

2

*COPQACK

3

CPUTD1

4

*COPTRST

5

COPUP0

6

VDD_SENSE

7

CPUTCK

8

*CKSTP_IN

9

CPUTMS

10

N/C

11

*COPSRESET

12

GND

13

*COPHRESET

14

N/C

15

CKSTP_OUT

16

GND

Document Number: 646710