R05321504-advanced-computer-architecture

  • Uploaded by: SRINIVASA RAO GANTA
  • 0
  • 0
  • October 2019
  • PDF

This document was uploaded by user and they confirmed that they have the permission to share it. If you are author or own the copyright of this book, please report to us by using this DMCA report form. Report DMCA


Overview

Download & View R05321504-advanced-computer-architecture as PDF for free.

More details

  • Words: 911
  • Pages: 5
Set No. 1

Code No: R05321504

III B.Tech Supplimentary Examinations, Aug/Sep 2008 ADVANCED COMPUTER ARCHITECTURE (Computer Science & Systems Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks ⋆⋆⋆⋆⋆ 1. What is the difference between cost and price? Why they differ and by how much? [16] 2. (a) What are the reasons for emergence of general purpose registers? (b) Distinguish between little endian and big endian format?

[8+8]

3. Explain data dependent hazard with example?

[16]

4. What is meant by trace scheduling? Explain in detail?

[16]

5. (a) How are conflict misses reduced? (b) What is Write back and write through cache?

[8+8]

6. (a) Give the reasons why cache coherence is an accepted requirement in small scale multiprocessors? (b) Draw the state transition diagram for an individual cache block in a directory based system. [8+8] 7. (a) What is the meant by flash memory and explain? What is the difference between the flash memory and PROM? (b) Compare the times to read and write a 64KB block to a flash memory and magnetic disk. For flash assume it takes 65ns to read 1byte, 1.5µs to write 1byte, and 5ms to erase 4KB. Assume the measure seek time is 1/3rd of the calculated average, the controller overhead is .1ms and the data stored in the outer tracks ,give it the faster transfer rates. [8+8] 8. (a) Give the message format of the simple network and the steps to send a message and message reception? (b) Explain about the terms bandwidth, time of flight, transformation time.[10+6] ⋆⋆⋆⋆⋆

1 of 1

Set No. 2

Code No: R05321504

III B.Tech Supplimentary Examinations, Aug/Sep 2008 ADVANCED COMPUTER ARCHITECTURE (Computer Science & Systems Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks ⋆⋆⋆⋆⋆ 1. (a) Find the die yield for dies that are 1cm on a side and 0.7 on a side assuming a defect density of 0.6 per cm2 . (b) Give a brief note on significance of parallelism.

[8+8]

2. Write notes on : (a) gather / scatter addressing. (b) little endian and big endian formats?

[8+8]

3. Explain data dependent hazard with example?

[16]

4. What are the decisions and transformations that we had to make to obtain final unrolled code? Discuss. [16] 5. (a) How are conflict misses reduced? (b) What is Write back and write through cache?

[8+8]

6. (a) Assume that words x1 and x2 are in the same cache block, which is in the shared state in the caches of p1 and p2 . Assuming the following sequence of events, identify each miss as a true sharing miss, a false sharing miss ,or a hit. Any miss that would occur if the block size were one word is designated a true sharing miss. Time 1 2 3 4 5

P1 Write x1

P2 Read x2

Write x1 Write x2 Write x1

(b) What is meant by false sharing, when does it occur? 7. Write about (a) Memory mapped IO (b) Interrupt driven IO (c) Polling.

[6+6+4]

8. (a) What is meant by congestion ? Explain how it can be eliminated. 1 of 2

Set No. 2

Code No: R05321504 (b) Explain about Distributed switches. ⋆⋆⋆⋆⋆

2 of 2

[10+6]

Set No. 3

Code No: R05321504

III B.Tech Supplimentary Examinations, Aug/Sep 2008 ADVANCED COMPUTER ARCHITECTURE (Computer Science & Systems Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks ⋆⋆⋆⋆⋆ 1. What are the four implementation technologies that a computer designer must beaware of? Explain? [16] 2. Explain various addressing modes in computer architecture.

[16]

3. Explain data dependent hazard with example?

[16]

4. What is meant by trace scheduling? Explain in detail?

[16]

5. (a) Give an example for three level hierarchical page table and explain. (b) Explain how page size is selected.

[8+8]

6. (a) Explain multiprogramming and OS workload. (b) When do you say a memory system is coherent. Explain?

[8+8]

7. (a) What is meant by Arial density? Explain its effect in improving the capacity of disk. (b) Explain about the automatic tape libraries.

[8+8]

8. What is a cluster? Explain about the designing of a cluster with an example. [16] ⋆⋆⋆⋆⋆

1 of 1

Set No. 4

Code No: R05321504

III B.Tech Supplimentary Examinations, Aug/Sep 2008 ADVANCED COMPUTER ARCHITECTURE (Computer Science & Systems Engineering) Time: 3 hours Max Marks: 80 Answer any FIVE Questions All Questions carry equal marks ⋆⋆⋆⋆⋆ 1. Write short notes on: (a) Server Benchmar. (b) Desktop benchmark.

[8+8]

2. (a) What are the reasons for emergence of general purpose registers? (b) Distinguish between little endian and big endian format?

[8+8]

3. Write notes on finite registers.

[16]

4. What are the basic compiler techniques for exposing ILP?

[16]

5. Where can a block be placed in upper level? How is a block found if it is in upper level? Which block should be replaced on a miss? [16] 6. (a) On what factors does Flynn’s classifications of computer is based. Explain the categories. (b) What do you mean by thread level parallelism?

[8+8]

7. (a) Give the relation between the throughput and response time. (b) Derive the Little’s law for calculating the mean number of tasks.

[8+8]

8. (a) Write short notes on: i. Fibre optic Components ii. Fibre Optic Cables iii. Wavelength division multiplexing. (b) Briefly Write about the performance parameters of interconnection networks. [8+8] ⋆⋆⋆⋆⋆

1 of 1

More Documents from "SRINIVASA RAO GANTA"