Power Supply Design Considerations For Modern Fpgas

POWER designer Expert tips, tricks, and techniques for powerful designs No. 119 121

Feature Article ............... 1-7 Full-Featured Synchronous Buck Regulators ................2 Multiple-Rail Power Sequencing .........................4

Power Supply Design Considerations for Modern FPGAs — By Dennis Hudgins, Low Voltage Applications Manager, Tucson Design Center

Introduction Today’s FPGAs tend to operate at lower voltages and higher currents than their predecessors. Consequently, power supply requirements may be more demanding, requiring special attention to features deemed less important in past generations. Failure to consider the output voltage, sequencing, power on, and soft-start requirements, can result in unreliable power up or potential damage to the FPGA. Output Voltage Requirements The first criteria to consider when designing a power supplies for FPGAs are the voltage requirements for the different supply rails. Most FPGAs have specifications for the CORE and IO voltage rails, and many require additional auxiliary rails that may power internal clocks, phase lock loops or transceivers. Table 1 provides the voltage levels and tolerances for several popular FPGAs. Table 1. Voltage Requirements for Common Modern FPGAs IO

CORE

AUX

FPGA

Voltages

Tolerance

Voltages

Tolerance

Voltages

Tolerance

Cyclone II

1.5V - 3.3V

5%

1.2V

50mV

—

—

Cyclone III 1.5V - 3.3V

5%

1.2V

50mV

2.5V

5%

Stratix III

1.5V - 3.3V

5%

1.1V or 0.9V 50mV

2.5V

5%

Virtex V

1.2V - 3.3V

5%

1.0V

5%

2.5V

5%

Varies

1.2V

5%

2.5V

5%

Spartan III 1.2V - 3.3V

Since FPGAs generally specify several permissible voltage levels for the IO, the voltage selected is dictated by the external digital circuitry. To provide flexibility, the FPGA will generally provide multiple IO banks that can be powered separately allowing the FPGA to interface with various logic families. For simplicity, the solutions illustrated in this article will assume all IO banks are powered off of a single power supply rail. The core voltage supplies the internal logic configuration blocks of the FPGA and is where many of the internal digital path processes occur. As such, the current demanded by the core will vary greatly depending on the percent utilization of the FPGA. Most FPGA vendors provide design tools that estimate core current requirements based on the internal blocks utilized. NEXT ISSUE: Optimizing Power Controller Designs

Family of High-Efficiency, Full-Featured PowerWise® Synchronous Buck Regulators national.com/switcher Integrated Features for Optimized Power Supply Designs LM20xxx Family Features

Highest Power Density 5A Regulators

• External soft-start • Tracking

VIN

• Precision enable

EN

• Power good

AVIN

• Pre-biased start-up

COMP

LM20145

FB

PGOOD

RT

• Enhanced system reliability

VOUT

SW

VIN

VCC

SS/TRK

- High accuracy current limit eTSSOP-16 32mm2

- Over-voltage protection, under voltage lockout, and over-current protection

Efficiency vs Output Current (VIN = 5.0V, VOUT = 3.3V, fSW = 500 kHz)

• Available in eTSSOP-16 packaging 100

Feature Options

95

Efficiency

• Fixed and adjustable switching frequency • Clock synchronization in • Clock synchronization out Applications Powering FPGAs, DSPs, and microprocessors in servers, networking equipment, optical networks, and industrial power supplies IOUT

90

85

80 LM20145 Competitor 75 0

SYNC IN

0.5

1

2

2.5

3.5

4

VIN (V)

LM20123

2.95 to 5.5

3

LM20133

2.95 to 5.5

3

LM20143

2.95 to 5.5

3

LM20124

2.95 to 5.5

4

LM20134

2.95 to 5.5

4

LM20144

2.95 to 5.5

4

LM20154

2.95 to 5.5

4

LM20125

2.95 to 5.5

5

LM20145

2.95 to 5.5

5

✔

250 kHz - 750 kHz

LM20242

4.5 to 36

2

✔

250 kHz - 750 kHz

national.com/switcher 2

SYNC OUT

3

Product Number

For FREE samples, datasheets and more, visit:

Frequency Adjust

1.5

Frequency 1.5 MHz Sync

✔

500 kHz - 1.5 MHz

✔

1 MHz Sync

✔

500 kHz - 1.5 MHz

✔ ✔

1 MHz 500 kHz

4.5

5

POWER designer Power Supply Design Considerations for Modern FPGAs Over time the voltages used to power the core have been steadily dropping. Modern cores like the Stratix III can operate off of voltages as low as 0.9V. Lower core voltages are enabled by finer geometry silicon processes, and are valuable in keeping the power dissipated in the FPGA to a reasonable level. With process technologies designed to operate at lower voltage levels, keeping within the core voltage tolerance requirements has become more challenging for the power supply designer. Output Capacitance and Transient Considerations

A good power supply design will keep the core voltage within tolerance at all times. Most of the power supply transient concerns can be managed by properly selecting the bypass and bulk capacitances for the power supply. In general, every core ball or pin connection should be bypassed directly under the FPGA with high-quality X5R or X7R ceramic capacitors. The values recommended for each of these capacitors range from 1 μF to 10 μF and will generally be specified by the FPGA manufacturer. These capacitors provide a charge when the FPGA needs to rapidly draw large spikes of current during high speed operations. Likewise, the bulk capacitance should be selected to provide charge during large steps of current which tend to occur during power on, application start, or a change in application state. Before increasing the amount of output capacitance to solve transient droop issues, changes to the power supply should be made that do not involve an increase in PCB area or component count. The response to a load transient is dictated by the large signal response time that consists of ramping the inductor current to the correct operating level and the small signal response of the control loop. Transient Response Optimizations

To optimize the transient response, ensure the supply is switching at the highest possible frequency. This will allow use of a small inductor and reduce the large signal response time. Typical high performance power supply solutions can be designed to have crossover frequencies as high as one-tenth to one-fifth the switching frequency. Pushing the crossover frequency too high may result

in ringing at the output during a load transient indicating poor phase margin. Any ringing in the output should be avoided; this may result in instability with external component variation or when operating at temperature extremes. AUX Voltage Considerations

Many FPGAs require a third power supply commonly referred to as the auxiliary rail or AUX. Since the AUX rail may power internal clocks, phase lock loops, or transceivers, the amount of output voltage ripple on this rail should be minimized. In some cases, additional ferrite beads and capacitors filtering may be needed to meet the application or FPGA noise requirement. In applications where noise is extremely important, a low noise, high PSRR LDO, like the LP3878, should be considered instead of a switching converter. Sequencing Requirements The sequencing requirements can vary depending on the particular FPGA being used, and many newer FPGAs specify no sequencing is required. While this is technically true for the FPGA, it is not the optimal way to design a power solution. National offers several devices to address sequencing requirements. The LM3880 is designed to address sequential sequencing of multiple supply rails. This device is available in a small SOT-23 package and can sequence up to three supply rails. LM3880

VIN

VIN EN

FLAG1 FLAG2 FLAG3 GND

Power Supply 1 EN

Power Supply 2 EN

Power Supply 3 EN

Figure 1. Simplified Buck Converter Schematic

Many options are available to control the up-anddown, three-flag outputs sequencing timing. National also provides devices to support customized flag order and timing. Figure 1 illustrates a typical application circuit for the LM3880. power.national.com

3

Industry’s Easiest and Smallest Solution for Multiple-Rail Power Sequencing national.com/power LM3880 Power Sequencer in a Tiny SOT23-6 Package Controls Up to 3 Supplies Application Diagram 5V VIN EN

Memory 1.8V @ 4A

HG

Time Sequence of Flag Outputs

LG

LM1771 FB

Input supply 5V

5V

VCC FLAG 1

LM3880 EN

FLAG 2

I/O 3.3V @ 1A

VIN EN

SNS

LP38692 FLAG 3

5V VIN

SW

Core 1.2V @ 2A

EN

LM2832 FB

LM3880 Features

Applications

• Easiest method to sequence rails • Input voltage range of 2.7V to 5.5V • Standard timing options: 10 ms, 30 ms, 60 ms, 120 ms • 1-2-3 power up and reverse-power down 3-2-1 control • Customization of timing and sequence available through factory programming • Available in tiny SOT23-6 package

• Sequencing power rails of digital logic devices (ASICs, FPGAs, DSPs, microcontrollers) to avoid latch-up conditions • Systems with multiple rails

For FREE samples, datasheets, online design tools, and more, visit us today: national.com/power

4

POWER designer Power Supply Design Considerations for Modern FPGAs Voltage tracking is another method of sequencing power supplies applicable to FPGAs and many processors. The most common, and generally recommended, method to power up FPGAs and other processors is to have the CORE voltage track the I/O voltage during startup as shown in Figure 2. VCORE Voltage

VIO

of the power supplies could be pre-biased through various parasitic conduction paths. In this situation, how the power supply handles this pre-biased state can have an impact on long-term system reliability, or even the ability of the power supply or FPGA to successfully start. To avoid the pitfalls associated with a pre-biased startup, the power supply should not pull the output low if a pre-biased condition exists. Figure 4 illustrates how a pre-biased condition should be handled when the output is pre-biased to three different voltage levels.

VENABLE 1

VOUT3

Time

VOUT2

Figure 2. Startup voltage tracking

VOUT2

This power up technique is known as simultaneous startup, and its primary advantage is that it avoids turning on any parasitic conduction paths that may exist between the CORE and IO supply rails. Turning on a parasitic conduction path may lead to unreliable startup or even damage to the FPGA or DSP. Master Supply V CORE

Tracking Supply EN

V IO

R1 SS/TRK R2

Figure 3. Typical voltage tracking configuration

Some of National’s devices that feature voltage tracking include the LM20k family of high performance synchronous DC/DC converters, as well as the LM3743 controller. Figure 3 illustrates a typical voltage tracking configuration for these devices. Start-up / Power On Requirements When sequential sequencing is used in systems with multiple voltage rails, as is the case with many FPGA solutions, it is likely that an output of one

500 mV/DIV

2 ms/DIV

Figure 4. Pre-biased startup of the LM3743

All power solutions featured in this publication are capable of properly handling a pre-biased start up. Power supplies used to power both the CORE and IO must be monotonic during power on to avoid FPGA startup problems. A monotonic startup continuously increases until the output reaches the final value. The critical area for monitonicity for most modern core voltage rails occurs between 0.5V to 0.9V. This is when the FPGA initializes the internal logic blocks to valid operating states. Soft-Start Requirements Using soft-start for both the core and IO voltage rails is highly recommended, even if not specified by the FPGA manufacturer. Slowly ramping the input voltage reduces the inrush currents seen in some FPGAs. Using soft-start also reduces the current needed to charge the output capacitance of the power supply and will decrease the voltage droop on the input bus during start-up.

power.national.com

5

POWER designer Power Supply Design Considerations for Modern FPGAs The start-up or soft-start requirements for several FPGAs are summarized in Table 2. Table 2. Required Start-Up/Soft-Start Times VCCIO

CORE

AUX

FPGA

Min

Max

Min

Max

Min

Max

Cyclone II

N/A

100 ms

N/A

100 ms

N/A

N/A

Cyclone III 50 μs

50 ms

50 μs

50 ms

50 μs

50 ms

Stratix III

100 μs

100 ms

100 μs

100 ms

100 μs

100 ms

Virtex V

0.2 ms

50 ms

0.2 ms

50 ms

0.2 ms

50 ms

Spartan III

0.6 2.0 ms

N/A

0.6 2.0 ms

N/A

0.6 2.0 ms

N/A

startup sequence will be the CORE followed by the IO, and then by the AUX rails. The LM3880 features an integrated precision enable circuit that allows the user to set the turn on voltage with two external resistors. An additional N-FET device is used to drop the 12V supply rail down to the operating voltage range of the LM3880. The LP3878 is used to power the 2.5V AUX rail. This device was selected based on the excellent noise performance (18 mV RMS) and high PSRR. LM20242 SS/ TRACK

A startup time of 10 ms generally limits the capacitive inrush currents to an acceptable level while meeting the requirements for most FPGAs and DSPs. Application Examples The application examples shown below implement requirements previously discussed for powering FPGAs. These solutions are meant to be guidelines for selecting the correct devices and circuit topologies to meet the FPGA power requirements.

12V

BOOT

VIN

SW

V IO 3.3V/2A

EN FB

COMP

VCC

PGOOD GND

LM20242 SS/ TRACK

BOOT

VIN

SW

V AUX 2.5V/2A

EN FB

COMP

VCC

PGOOD GND

12V

LM20242

LM26400 IO 3.3V/2A

VIN BST1

BST2

SW1 FB1 SS1 EN1

SW2 FB2 SS2 EN2

GND

CORE 1.2V/2A

SS/ TRACK

BOOT

VIN

SW

EN FB

COMP PGOOD

EN

VCC

GND

LM3880 VIN

V CORE 1.2V/2A

FLAG2 FLAG3 FLAG1 GND

LP3878 INPUT

OUTPUT

AUX 2.5V/300mA

SHUTDOWN ADJ BYPASS GND

Figure 5. 2A Core and I/O Solution from a 12V Bus

Figure 5 features the dual output LM26400 to provide the CORE and IO voltages with current capability up to 2A from a 12V input bus. This solution is optimal for use in the Cyclone and Spartan families of FPGAs; it may also be used in Stratix and Virtex designs where the FPGA utilization is low. This solution provides a monotonic startup with soft-start to limit inrush startup currents. Sequencing is performed with the LM3880. The 6

Figure 6. 2A CORE and I/O solution with voltage tracking from a 12V bus

Figure 6 uses the synchronous LM20242 device capable of supplying 2A of output current. This solution is also ideal for lower output current FPGAs and features a monotonic startup with voltage tracking. The LM20242 also utilizes current mode control that offers reduced component count and easy compensation. The LM20242 is a full-featured device with many fault protection features such as over-voltage protection (OVP), under-voltage protection (UVP), thermal shutdown, and an accurate current limit. The synchronous operation of the LM20242 offers improved efficiency over non-synchronous devices resulting in cooler operation and increased reliability.

POWER designer Power Supply Design Considerations for Modern FPGAs Figure 7 illustrates the LM20125 being used to power both the CORE and I/O for load currents up to 5A. Since the LM201xx family of devices shares the same pin-out, higher or lower currents can be obtained by interchanging the devices. These full featured devices offer voltage tracking, programmable soft-start, and 1.5% voltage accuracy at the feedback pin. The LM20125 leads the industry in both power density and efficiency for a 5A integrated FET device. Efficiencies as high as 97% are achievable due to 35 mΩ integrated FETs. The LM20125 is offered in a small TSSOP-16 package and is fully protected with a high accuracy current limit, over-voltage protection, and thermal shutdown.

5V

LM3743 BOOT VCC

+

HGATE

+

SW

V IO 3.3V/20A

ILIM SS/ TRACK

LGATE

+

GND

COMP/EN

FB

LM20125 V AUX 2.5V/5A

L

VCC

SW

PVIN EN

SS/ TRACK

FB

AVIN COMP

PGOOD VCC SS/TRK GND

LM3743 BOOT VCC

HGATE

+

+

SW

V CORE 1.0V/20A

ILIM SS/ TRACK COMP/EN

Figure 7. 5A Core and I/O solution with voltage tracking from a 5V bus

LGATE

+

GND FB

LM20125 SS/TRK

5V

SW

PVIN

V IO 3.3V/5A

FB

Figure 8. High current LM3743 based power supply solution.

EN AVIN

PGOOD VCC

COMP

PGND AGND

LM20123 SW

SS/TRK PVIN

V AUX 2.5V/3A

FB

EN AVIN COMP

PGOOD VCC

PGND AGND

LM20125 SS/TRK PVIN

SW

V CORE 1.1V/5A

FB

EN AVIN COMP PGND

PGOOD VCC AGND

The circuit shown in Figure 8 utilizes the LM3743 for powering both the CORE and IO. This controller is capable of supporting designs up to 20A and features a SS/TRACK pin to provide a monotonic simultaneous start-up. The LM3743 provides increased system reliability by offering both high- and low-side current limit as well as output under voltage protection. The device also features a hiccup mode protection that eliminates thermal runaway during fault conditions.

The LM20125 is used to power the auxiliary voltage rail and has a compatible SS/TRK pin. National offers a wide range of products that support the power requirements of the latest generation of FPGAs. These power solutions can support the sequencing, soft-start, and voltage tolerance requirements for the newest families of FPGAs, as well as handle challenges such as pre-biased outputs and demanding transient response needs. For your complete FPGA power supply needs, please visit www.national.com. ■ References

1. LM3880 Product Datasheet http://cache.national.com/ds/LM/LM3880.pdf 2. LM26400 Product Datasheet http://cache.national.com/ds/LM/LM26400Y.pdf 3. LM20242 Product Datasheet http://cache.national.com/ds/LM/LM20242.pdf 4. LM20125 Product Datasheet http://cache.national.com/ds/LM/LM20125.pdf 5. LM3743 Product Datasheet http://cache.national.com/ds/LM/LM3743.pdf 6. Cyclone II Device Handbook http://www.altera.com/literature/lit-cyc2.jsp 7. Cyclone III Device Handbook http://www.altera.com/literature/lit-cyc3.jsp 8. Stratix III Device Handbook http://www.altera.com/literature/lit-stx3.jsp 9. Virtex V Product Datasheet http://direct.xilinx.com/bvdocs/publications/ds003.pdf 10. Spartan III Product Datasheet http://direct.xilinx.com/bvdocs/publications/ds099.pdf

power.national.com

7

Power Design Tools Lighting Solutions Guide For information on National’s LED lighting solutions and to download the guide, visit: national.com/LED

Analog EdgeSM App Note National’s monthly app note highlight national.com/edge

Reference Designs National’s power reference design library provides a comprehensive library of practical reference designs to speed system design and time-to-market. national.com/refdesigns National Semiconductor 2900 Semiconductor Drive Santa Clara, CA 95051 1 800 272 9959 Mailing address: PO Box 58090 Santa Clara, CA 95052 Visit our website at: www.national.com For more information, send email to: [email protected]

Don’t miss a single issue! Subscribe now to receive email S aalerts when new issues of Power Designer are available: D ppower.national.com/designer R Read our Signal Path Designer® oonline today at: ssignalpath.national.com/designer

©2007, National Semiconductor Corporation. National Semiconductor, , and Power Designer are registered trademarks and Analog Edge is a service mark of National Semiconductor. All other brand or product names are trademarks or registered trademarks of their respective holders. All rights reserved.

550263-019