4
3
2
DB-25 Connector and Cable
J3
JTAG
R1
VCC SENSE
15
1
D2
D1
1N5817
1N5817
Header
J2 1
VCC
100 D
ERROR (WHITE)
D FPGA
Header
J1 R13
R14
R8 U2 74HC125
100 J3 13
1K
5.1K
1
Notes: VCC
C5 0.01UF
R2
DONE
3
2
J2
100 SELECT
2
1
GND GND
(BROWN)
J1 2
74HC125
GND
R9 2 U1
GND
3
J2 4
TDO
100
1
J1
GND
4
C1
(1) All resistors 1/8W, 5%, SMT unless otherwise noted.
(2) D6, BUSY, and PE connected at the DB25 end of data cable.
D/P
100PF C
J3
R3
PROG
6
(3) U1 and U2 power:
300
GND
D4 (BLUE)
GND - pin 7
U1 74HC125 J3
R4
DIN
2
5
6
5
300
J1
(RED)
C2 100PF
R5
CTRL
5
TDI
100
4
J3
J2
R10
D0
5
U2 74HC125
DIN
5
6
300
4
D3
GND
(GREEN) J3 3 B
C
VDD - pin 14
U1 74HC125 R6
CLK
8
3
300 D1
9
TCK
8
100
10
(ORANGE)
U2 74HC125
J2
R11 9
C3
3
100PF
B
10
J1
CCLK
U2 74HC125 12
11
GND 13 U1 74HC125 J3
R7
TMS_IN
4
11
6
300 D2 (YELLOW)
J1 C4
PROG
See note (2) GND
(BLACK) J3 A
6
100PF GND
GND
TMS
100
13
J3 20 GND
J2
R12 12
J3 8
D6 A
25 J3 11
BUSY
Title: JTAG/Parallel
Download
Cable
SHIELD J3 PC
12
Chassis Ground
Comments:
PE Date:July
CGND 4
Sheet 3
2
10,
Size:
Ver:02
1996
Rev:
B 1
This information is being furnished as a service Xilinx customers. Xilinx Inc. and its employees shall not be held financially or legally responsible for any usage or application of this information.