Exam 4
This document was uploaded by user and they confirmed that they have the permission to share it. If you are author or own the copyright of this book, please report to us by using this DMCA report form. Report DMCA
Overview
Download & View Exam 4 as PDF for free.
More details
- Words: 553
- Pages: 6
University of Sharjah College of Engineering Department of Computer Engineering 0403302 Microprocessors & Interfacing Fall 2000 Semester Examination 2
Student ID Question 1 Question 2 Question 3 Total
Microprocessors & Interfacing Fall 2000
10 15 20 45
Page 1 of 6
Question 1. (10 points) Answer True or False for each of the following statements (1 point each) 1.
The high order address bits and the low order address bits of the 8085 are multiplexed over the same set of 8 pins.
T
F
2.
Both RLC and RAL instructions modify the contents of the CY flag
T
F
3.
LXI H 1032H
T
F
and
MVI MVI
H 32H L 10H
Perform the same operation. 4.
In order to maintain the right contents, you should always PUSH and POP in opposite order.
T
F
5.
The SP register is decremented only once during the execution of a CALL instruction.
T
F
6.
In a POP instruction, the SP register is first incremented then the contents of the high order register is read. It is incremented again and the low order register is read.
T
F
7.
Opcode Read and Memory Fetch are two valid machine cycles of the 8085
T
F
8.
The 8085 has a hidden register called M that is used to hold the address during memory operations.
T
F
9.
A well written subroutine should have no more than one RET statement.
T
F
10. If the contents of the accumulator are in proper BCD format, then the DAA instruction will not modify them.
T
F
Microprocessors & Interfacing Fall 2000
Page 2 of 6
Question 2. (15 points) Given the following memory system. A12
IO/M A11 E1
A
13
E2 E3 O0 O1 O2 O3 O4
MSB
A15
O5 O6
A14
O7 CE
CE
CE
4K EPROM
2K RAM1
8K RAM2
74138
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
(5 Points) A12
A13
A14
Draw the memory map A15
2.1
ADDRESS in Hex.
EPROM
RAM1
RAM2
Microprocessors & Interfacing Fall 2000
Page 3 of 6
2.2
2.3
The above design has a couple of problems, what are they?
(3 Points)
Draw a new design that fixes these problems but does not change the starting address of the EPROM and RAM1? (7 Points) You are limited to TWO 2-input OR gates and TWO 2-input AND gates.
Microprocessors & Interfacing Fall 2000
Page 4 of 6
Question 3 (20 Points) 3.1 Given the following program, calculate the total amount of time it will take to execute. The frequency of the microprocessor is 2 MHz (15 Points) MVI MVI ADD RAR CALL HLT DELAY1
DELAY2 LOOP
Microprocessors & Interfacing Fall 2000
CALL DCR JNZ RET MVI DCR JNZ RET
B A B
10H 04H DELAY1
DELAY2 A DELAY1
B B
100 LOOP
Page 5 of 6
3.2
Given the following program, show the contents of the registers B, C, H and L after the program has been executed: (5 Points)
0FFD 1000 1002 1004 1006 1008 100B 100E 100F
LXI MVI MVI MVI MVI CALL LXI DAD HLT
SP FFFFH B 10H C 0EH H 10H L 06H 4000H B 0000H B
4000 4001 4002 4005 4006
PUSH PUSH LXI POP RET
B H H 0000H H
Microprocessors & Interfacing Fall 2000
Page 6 of 6
Student ID Question 1 Question 2 Question 3 Total
Microprocessors & Interfacing Fall 2000
10 15 20 45
Page 1 of 6
Question 1. (10 points) Answer True or False for each of the following statements (1 point each) 1.
The high order address bits and the low order address bits of the 8085 are multiplexed over the same set of 8 pins.
T
F
2.
Both RLC and RAL instructions modify the contents of the CY flag
T
F
3.
LXI H 1032H
T
F
and
MVI MVI
H 32H L 10H
Perform the same operation. 4.
In order to maintain the right contents, you should always PUSH and POP in opposite order.
T
F
5.
The SP register is decremented only once during the execution of a CALL instruction.
T
F
6.
In a POP instruction, the SP register is first incremented then the contents of the high order register is read. It is incremented again and the low order register is read.
T
F
7.
Opcode Read and Memory Fetch are two valid machine cycles of the 8085
T
F
8.
The 8085 has a hidden register called M that is used to hold the address during memory operations.
T
F
9.
A well written subroutine should have no more than one RET statement.
T
F
10. If the contents of the accumulator are in proper BCD format, then the DAA instruction will not modify them.
T
F
Microprocessors & Interfacing Fall 2000
Page 2 of 6
Question 2. (15 points) Given the following memory system. A12
IO/M A11 E1
A
13
E2 E3 O0 O1 O2 O3 O4
MSB
A15
O5 O6
A14
O7 CE
CE
CE
4K EPROM
2K RAM1
8K RAM2
74138
A0
A1
A2
A3
A4
A5
A6
A7
A8
A9
A10
A11
(5 Points) A12
A13
A14
Draw the memory map A15
2.1
ADDRESS in Hex.
EPROM
RAM1
RAM2
Microprocessors & Interfacing Fall 2000
Page 3 of 6
2.2
2.3
The above design has a couple of problems, what are they?
(3 Points)
Draw a new design that fixes these problems but does not change the starting address of the EPROM and RAM1? (7 Points) You are limited to TWO 2-input OR gates and TWO 2-input AND gates.
Microprocessors & Interfacing Fall 2000
Page 4 of 6
Question 3 (20 Points) 3.1 Given the following program, calculate the total amount of time it will take to execute. The frequency of the microprocessor is 2 MHz (15 Points) MVI MVI ADD RAR CALL HLT DELAY1
DELAY2 LOOP
Microprocessors & Interfacing Fall 2000
CALL DCR JNZ RET MVI DCR JNZ RET
B A B
10H 04H DELAY1
DELAY2 A DELAY1
B B
100 LOOP
Page 5 of 6
3.2
Given the following program, show the contents of the registers B, C, H and L after the program has been executed: (5 Points)
0FFD 1000 1002 1004 1006 1008 100B 100E 100F
LXI MVI MVI MVI MVI CALL LXI DAD HLT
SP FFFFH B 10H C 0EH H 10H L 06H 4000H B 0000H B
4000 4001 4002 4005 4006
PUSH PUSH LXI POP RET
B H H 0000H H
Microprocessors & Interfacing Fall 2000
Page 6 of 6
Related Documents
Exam 4
October 2019 14
Mid East Exam 4
June 2020 2
Chapter 4 Exam
May 2020 0
Exam 4 Pathophys - Complete
June 2020 2
Discovery 4 Final Exam
December 2019 18