Etekronics.com Atmega128 Development Board Schematic

  • June 2020
  • PDF

This document was uploaded by user and they confirmed that they have the permission to share it. If you are author or own the copyright of this book, please report to us by using this DMCA report form. Report DMCA


Overview

Download & View Etekronics.com Atmega128 Development Board Schematic as PDF for free.

More details

  • Words: 605
  • Pages: 2
1

2

3

4

5

6

7

8

VCC J1 PA0 PA2 PA4 PA6

U1

1

1 2

1N4001

C11 100uF/25V

7-12 VDC

C12 22p

IN

2

OUT GND

C14 22p

3

J11 A

VCC

U3 7805

D1

C13 10uF

LED0

VCC R6 2.2K

RED

B

PB0 PB1 PB2 PB3 PB4 PB5 PB6 PB7 PG3 PG4

10 11 12 13 14 15 16 17 18 19

PD0 PD1 PD2 PD3 PD4 PD5 PD6 PD7

25 26 27 28 29 30 31 32

PE0 PE1 PE2 PE3 PE4 PE5 PE6 PE7

2 3 4 5 6 7 8 9

PG0 PG1 PG2

33 34 43

PB0 (SS) PB1 (SCK) PB2 (MOSI) PB3 (MISO) PB4 (OC0) PB5 (OC1A) PB6 (OC1B) PB7 (OC2/OC1C) TOSC2/PG3 TOSC1/1PG4 PD0 (SCL/INT0) PD1 (SDA/INT1) PD2 (RXD1/INT2) PD3 (TXD1/INT3) PD4 (IC1) PD5 (XCK1) PD6 (T1) PD7 (T2) PE0 (RXD0/PDI) PE1 (TXD0/PDO) PE2 (XCK0/AIN0) PE3 (OC3A/AIN1) PE4 (OC3B/INT4) PE5 (OC3C/INT5) PE6 (T3/INT6) PE7 (IC3/INT7)

Y1

PF7 (ADC7/TDI) PF6 (ADC6/TDO) PF5 (ADC5/TMS) PF4 (ADC4/TCK) PF3 (ADC3) PF2 (ADC2) PF1 (ADC1) PF0 (ADC0)

51 50 49 48 47 46 45 44

PA0 PA1 PA2 PA3 PA4 PA5 PA6 PA7

35 36 37 38 39 40 41 42

PC0 PC1 PC2 PC3 PC4 PC5 PC6 PC7

54 55 56 57 58 59 60 61

PF7 PF6 PF5 PF4 PF3 PF2 PF1 PF0

GND GND GND

XTAL2 XTAL1

PORTA PB1 PB3 PB5 PB7

2 4 6 8 10

PORTB J3 PC0 PC2 PC4 PC6

1 3 5 7 9

PC1 PC3 PC5 PC7

2 4 6 8 10

PORTC VCC J4 PD0 PD2 PD4 PD6

21 52 64 62

1 3 5 7 9

C1

PD1 PD3 PD5 PD7

2 4 6 8 10

PORTD VCC 0.1uF

22 53 63

J5 PE0 PE2 PE4 PE6

VCC R1

10

VCC

1 3 5 7 9

C2

B

PE1 PE3 PE5 PE7

2 4 6 8 10

PORTE

10 R2

C5 22p

1 3 5 7 9 VCC

16MHz C4 22p

A

J2 PB0 PB2 PB4 PB6

ATmega128-16AC

2

PA1 PA3 PA5 PA7

2 4 6 8 10

VCC

VCC VCC VCC AVCC AREF

RESET PEN

23 24 1

PC0 (A8) PC1 (A9) PC2 (A10) PC3 (A11) PC4 (A12) PC5 (A13) PC6 (A14) PC7 (A15)

PG0 (WR) PG1 (RD) PG2 (ALE)

20 1

RST

PA0 (AD0) PA1 (AD1) PA2 (AD2) PA3 (AD3) PA4 (AD4) PA5 (AD5) PA6 (AD6) PA7 (AD7)

1 3 5 7 9

0.1uF C3

VCC J6 PF0 PF2 PF4 PF6

0.1uF

R3

1 3 5 7 9

10K

PF1 PF3 PF5 PF7

2 4 6 8 10

PORTF

VCC

VCC J12

PF4 PF6 PF5

1 3 5 7 9

PF7

VCC

2 4 6 8 10

PE0

1 3 5 7 9

RST PB1 PE1

R5 10K

JTAG

C

VCC J7

RST

11 10

C15 0.1uF

VCC 1 6 2 7 3 8 4 9 5

C6

RS232

D

2 16

13 8

1 6 2 7 3 8 4 9 5

10

VCC VCC J8 PG4 PD7

C7

14 7

J10 11

S1 RESET

U2 10uF

VCC

6

VDD VCC

T1OUT T2OUT

C1+ C1C2+ C2T1IN T2IN

R1IN R1OUT R2IN R2OUT VEE

GND

10uF

1 3 4 5

PG1 PG3

C8 10uF

1 2 3 4 5 6 7 8 9 10 11 12 13 14

R4 10K

PG0 PG2

Header 7X2

11 10 12 9 15 S2

MAX232 C10 10uF

C

ISP

RST

J9

2 4 6 8 10

C9 10uF

1 2 3 4

RS232

8 7 6 5

PD3 PD2 PE1 PE0

D

Title

SW-DIP4

Size

Number

Revision

A3 Date: File: 1

2

3

4

5

6

30/10/2006 Sheet of D:\EDA Projects\..\ATMEGA128.SCHDOCDrawn By: 7

8

Related Documents

Atmega128
June 2020 2
Board Development
December 2019 23
Schematic
June 2020 23
Schematic
May 2020 20