Digital Systems Design 2

,

.,

j ",'

. J~(i 'UI~JS mOJiJUPIOOI u~qA\ ~S!A\Jf=>0JO ,,",,*1~()~s e pue m ~y'O)O uO!lel~)O Sn!pel

""_T""':~~""~;?~~-','J" "'i1"(··"'~~'i''']'t'''i'''''·''

"

1.

= A,

D,O

B,O F, ]

F,O E,O F,O

e,o B,O

B C D E F

C,O

B,l

D,l

Eta

---, A

x=b

x=a

PS

I

F, 1

F,O

e,l

D,O

A,l

B,O

x=c

Function: Transition and output function are

Initial State: S (0)

State: s (t) E {A, B, C •. D, E, F}

Output: z (t) E {a, I}

(t) E {a, b) c}

(b) A sequential system has following state description Input: x

5

Maximum Marks: 100

(a) What is the basic difference between combinational and sequential circuits?

Note: Attempt any five questions.

Time allowed: 3 hours

DIGITAL SYSTEM DESIGN Paper-CSE-308-C

B. E. VIth Semester Computer Science Engg. Examination

566

Difference between if and case statement.

Loop statement.

Next statement.

(b)

(c)

(d)

4 bit comparator.

(c)

4 bit up / down counter.

(b)

cA_ ,"'" .•

__ h~'_.I'::''"; _ .•

_. _ : ' ___ ' _

8

20

10

DO

10

10

3

6

6

5

20

Of:

JO ;;lAJnO u

t11 <;/111 C1 10 P:1:X!<; 1'11' 7?\Illl;,)\1'n "T1tlln :'llTlll P='lTM TO "T~llP

'W

~6~,,""'·";;:f":·;"~~DCn.~v-G:':;~; .. __ &._- T~'_ . r

18 C V8.PLD,

it_l>J~~'_;";. _ . .' ,~. _ •... ~_~'~~~.;~--'_:'\\~_' ;,_.,

., •. _.Y •. (~)

.:~.~:\J~ __

_:",."

What are basic components of computer. Write down VHDL code for memory subsystem.

n bit register with parallel load.

(a)

Also draw the circuit and output waveform

Write down truth table, VHDL Code for the following.

Code convertor (of any type)

(a)

output waveform.

·architecture for the following. Also draw the circuit and

Write down truth table, working behavioural / dataflow

Package.

(a)

Write shorf notes on :

._",u_

A, \" '

the waveform giving relation between its inputs and ou~puts.

Design a 2 to 4 decoder circuit. Give its entity declaration and structural model and behavioural model. Also draw

7. Discuss briefly

6.

s.

4.

3.

2.

(2 )

"

(c)

(b)

= not a;

end npt.

z <;:: X or y after 36 ns ;

x < a ,and b;

w<

y<=CRw;

Write short note on FPGA.

begin

signal w, x, y : bit: = '0';

Architect npt of fig is ....:

Draw the waveform for the following VHpL code

8. (a) Differentiate between a process and wait statement. Can they be used simultaneously in a program? 5

(3)

7

8