Cv Rohan

  • October 2019
  • PDF

This document was uploaded by user and they confirmed that they have the permission to share it. If you are author or own the copyright of this book, please report to us by using this DMCA report form. Report DMCA


Overview

Download & View Cv Rohan as PDF for free.

More details

  • Words: 375
  • Pages: 2
Correspondence Address: c/o Deepak Venugopal Andersberg 7, 30255 Halmstad Sweden

Permanent Address: c/o Anand R Patil a/p Kodoli, Housing Society, Tal:Panhala,Dist:Kolhapur, 416114 Maharashtra India

Mobile No: 919766668558 Res. Ph. No. 912328224502 Email: [email protected] ROHAN A. PATIL

ACADEMIC CREDENTIALS:June 2000-June005:B.E (Electronics) from Tatyasaheb Kore Institute of Engineering and Technology, Warananagar, Maharashtra, Shivaji University, with First Class. I deeply studied during this course in Microprocessor, Electrical machine design 1 & 2, Electrical Power System, Digital Electronics, and Control system C&C++. Sept.07-Sept.08:Presently I am studying MSc in Computer Systems Engineering from Halmstad University, Sweden I deeply studied during this course in Wireless Communication, Coding and Digital Communication, Distributed Real-Time Systems, Random Processes and CISCO Certification programs. Academic projects:B.E. (Electronics) Contact less Smart Card Reader system Developed microcontroller based “Contact less smart Card Reader System” that can serve as basic platform to build applications on. Platform: Windows 98, KEIL IDE, C Language. Application developed on R/W device (smart card reader based on Philips IC –MFRC500) which provided thorough knowledge of Smart Card & RFID applications. This project was supported by: Philips Semiconductors, India (Mumbai) and Chitale Digitals, Bhilawadi (Sangli) MSc (Computer Systems Engineering) New Approach to Calculate Worst-Case Communication Delay of the Message. This thesis work aims at the study of different scheduling algorithms in distributed real-time systems. We developed a new approach to calculate the worst-case communication delay of the message sent by any task. By our approach it is easy to calculate the worst-case communication delay of the message and also fully utilize uni-processor scheduling in distributed realtime systems.

Technical Reports

Seminar

GSM Networks Communication in Parallel and Distributed Systems

Conducted Seminar on “Latest trends in smart Card Technology” Explaining various existing & future applications of smart card & RFID technology

. Technical skills

Operating System : Windows 9X,2000 & XP Engineering Tools: Matlab 7.1, Mathamatica, Programming Languages: C, C++, Assembly, Embedded C. RDBMS : MS Access

Extracurricular activities

Scored 243 in TOEFL (CBT) Exam. Scored 1050 in GRE (CBT) Exam.

References

Satish D. Mandalik Senior Software Engineer Patni Computer Mumbai Email: [email protected]

Hoai Hoang - Ph.D Centre for Research on Embedded Systems School of Information science, Computer and Electrical Engineering Halmstad University Email [email protected] Contact Phone: +46 (0)35 167 241 Fax: +46 (0)35 12 03 48

Related Documents

Cv Rohan
October 2019 12
Rohan
May 2020 4
Rohan - Contacts
June 2020 3
Riders Of Rohan
December 2019 11
Avian Flu - Rohan
November 2019 24